

# Agilent EEsof EDA


# Presentation on RFIC MOS Gilbert Cell Mixer Design

This document is owned by Agilent Technologies, but is no longer kept current and may contain obsolete or inaccurate references. We regret any inconvenience this may cause. For the latest information on Agilent's line of EEsof electronic design automation (EDA) products and services, please go to:

www.agilent.com/find/eesof








#### **Abstract**

The Gilbert double-balanced mixer configuration is widely used in RFIC applications because of its compact layout and moderately high performance. This seminar will walk through the design of a CMOS Gilbert mixer focusing on the parameters that influence the linearity of the signal path, the noise, and therefore the spurious-free dynamic range of the mixer. We will explore design tradeoffs that include biasing and device sizing, LO power, conversion gain, gain compression, intermodulation distortion, and noise.





#### **BIOGRAPHICAL SKETCH**

Stephen Long received his BS degree in Engineering Physics from UC Berkeley and MS and PhD in Electrical Engineering from Cornell University. He has been a professor of electrical and computer engineering at UC Santa Barbara since 1981. The central theme of his current research projects is rather practical: use unconventional digital and analog circuits, high performance devices and fabrication technologies to address significant problems in high speed electronics such as low power IC interconnections, very high speed digital ICs, and microwave analog integrated circuits for RF communications. He teaches classes on communication electronics and high speed digital IC design.

Prior to joining UCSB, from 1974 to 1977 he was a Senior Engineer at Varian Associates, Palo Alto, CA. From 1978 to 1981 he was employed by Rockwell International Science Center, Thousand Oaks, CA as a member of the technical staff.

Dr. Long received the IEEE Microwave Applications Award in 1978 for development of InP millimeter wave devices. In 1988 he was a research visitor at GEC Hirst Research Centre, U.K. In 1994 he was a Fulbright research visitor at the Signal Processing Laboratory, Tampere University of Technology, Finland and a visiting professor at the Electromagnetics Institute, Technical University of Denmark. He is a senior member of the IEEE and a member of the American Scientific Affiliation.



#### Basic engineering problem:

Design of MOS RFIC mixers for large dynamic range...

#### **Learning Objectives:**

- Understand operation of MOSFET Gilbert mixer
- · Biasing considerations
- · Design for stability, linearity and noise
- Specify performance: NF, P<sub>1dB</sub>, TOI, SFDR

Always see the NOTES pages for Exercises throughout...



Page :

There are many different mixer circuit topologies and implementations that are suitable for use in receiver and transmitter systems. We will select one of the widely used double-balanced mixer topologies as our example. The design process presented here will have more general applicability to other circuit approaches, both for mixers and amplifiers, in receiver applications.



## **Design specifications**



- Frequencies:
  - LO = 855 MHz
  - RF = 900 MHz
  - IF = 45 MHz
- Technology: 0.35 mm CMOS
- Supply voltage: 3.3V
- Input IP3 > 6 dBm
- · RF Input: matching off chip on PCB; single-ended
- LO Input: single-ended; on-chip LO buffer




Page 4

Here we have some representative, but somewhat arbitrary specifications for the mixer.

A BSIM 3.3 model was used for the  $0.35~\mu m$  CMOS process. Parameters for the model were obtained from a digital CMOS process, so absolute accuracy for more analog applications involving distortion and noise is not to be assumed. But, relative accuracy is sufficient for exploring many of the design details and revealing general trends.





An ideal double balanced mixer simply consists of a switch driven by the local oscillator that reverses the polarity of the RF input at the LO frequency[1]. To get the highest performance from the mixer we must make the RF to IF path as linear as possible and minimize the switching time of the LO switch. The ideal mixer above would not be troubled by noise (at the low end of the dynamic range) or intermodulation distortion (IMD) at the high end since the transconductors and resistors are linear and the switches are ideal.

The ideal balanced structure above cancels any output at the RF input frequency since it will average to zero. It also cancels out any LO frequency component since we are taking the IF output as a differential signal and the LO shows up as common mode. Therefore, to take full advantage of this design, an IF balun, either active (a differential amplifier) or passive (a transformer or hybrid), is required.



# How does it convert frequency?

- Let  $V_{RF}(t) = V_R \cos(w_{RF}t)$
- The circuit converts this into a current:

$$I = g_m V_{RF}(t)$$

- Then, it multiplies I by the LO switching function T(t) defined in the next slide.
- $V_{IF}(t) = 2 g_m R_L T(t) V_{RF}(t) = A T(t) V_{RF}(t)$




Page 6

Mixers perform frequency translations (conversion) by multiplication of an RF input signal with an LO signal. The trig relationship

$$\cos x \sin y = (1/2) [\sin(x + y) - \sin(x - y)]$$

provides the desired up and down translations.






If the LO is a square wave with 50% duty cycle, it is easily represented by its Fourier Series. The symmetry causes the even-order harmonics to drop out of the LO spectrum. When multiplied by a single frequency cosine at  $\omega_{RF}$  the desired sum and difference outputs will be obtained as shown in the next slide.

There will be harmonics of the LO present at  $3\omega_{LO}$ ,  $5\omega_{LO}$ , etc. that will also mix to produce outputs called "spurs" (an abbreviation for spurious signals).





The second-order output spectral lines at  $\omega_{LO} \pm \omega_{RF}$  are the desired upconversion and downconversion products from the mixer. Typically, one of these outputs will be removed by IF filtering. Note that ideally there will not be any third-order or higher odd-order products in the mixer output since only odd LO harmonics are generated in a perfectly symmetric switching DB mixer. The DC component should also cancel. This reduces the number of spurious outputs when compared with other nonlinear or unbalanced mixer approaches making the selection of the LO and IF frequencies less restrictive.

Here we see that the ideal conversion gain  $(V_{IF}/V_R)^2 = A^2 \ (2/\pi)^2 = -4 \ dB$  (if A=1).

In real mixers, there is always some imbalance. This will produce some LO to IF or RF to IF feedthrough (thus, isolation is not perfect). Secondly, the RF to IF path is not perfectly linear. This will lead to intermodulation distortion. Odd-order distortion (typically third and fifth order are most significant) will cause spurs within the IF bandwidth or cross-modulation when strong signals are present. Also, the LO switches are not perfectly linear, especially while in the transition region. This can add more distortion to the IF output and will increase loss due to the resistance of the switches.



#### Intermodulation distortion

- IMD consists of the higher order signal products that are generated when two RF signals are present at the mixer input. The IMD will be down and up converted by the LO as will the desired RF signal.
- IMD generation is a good indicator of large signal performance of a mixer.
- Absolute accuracy is highly dependent on the accuracy of the device model, but the relative accuracy is valuable for optimizing the circuit parameters for best IMD performance.



Page 9

Next we would like to evaluate how the distortion generated by the mixer signal path is affected by the choice of various design parameters.



# Design of MOS DB mixer




- Device width
- Biasing
- · Linearity of transconductance amplifier
- Stability and input matching network
- Gain compression and IMD
- · Noise figure
- Spurious Free Dynamic Range



Page 10

Our approach will emphasize the distortion-limited (large-signal) performance over noise-limited (small-signal) performance.





This is a schematic of a MOSFET version of the Gilbert active DB mixer (Gilbert claims that it was really first invented by H. E. Jones as a demodulator).[2] The upper FETs provide a fully balanced, phase-reversing current switch function. The lower FETs are the transconductance amplifier.

Many design decisions are possible.


<u>I bias and device widths  $W_1$  and  $W_2$ :</u> We need to choose a  $W_1$  that will provide high  $g_m$ , saturation at low  $V_{DS}$  (for low power supply operation), and low noise. Large widths are preferred for noise, and the optimum width for noise with power constraints can be estimated from the MOS device parameters [3]. Large widths also require large bias currents to obtain high  $g_m$ . Choosing  $W_1 = W_2$  is typically best. So, next we must investigate the minimum current required to keep all devices in saturation.

<u>Linearity of signal path:</u> Once the bias is determined, we will investigate linearization of the transconductance amplifier through source resistance and inductance. Resistance will increase the input voltage range where nearly linear gain can be obtained, but will reduce conversion gain to some degree. Source inductance will be used mainly to guarantee stability by forcing a positive real component into the input impedance. This also helps to make the input impedance easier to match.



#### Device width and bias current

- Width is estimated for noise[3]:
  - for CMOS with L = 0.35 mm  ${\rm and} \ R_{\rm qen} = 50W; \qquad W_{\rm opt} = 800 \ mm$
- $W_{opt} \approx \frac{1}{3 w L C_{ox} R_{gen}}$
- · Determine suitable bias current
  - require: V<sub>DS</sub> > VD<sub>sat</sub>
  - caution: V<sub>SB</sub> varies with current
  - use differential amp to evaluate device I-V &  $\mathbf{g}_{\mathrm{m}}$ . Use I\_bias as the independent variable.





Page 12


The device width of 800  $\mu m$  is estimated from a MOSFET noise model[3]. For this width, you must make sure that  $I_{DS}$  is large enough to saturate the MOSFET ( $V_{DS} > V_{dsat}$ ). At the same time, you want to design for low  $V_{DD}$  operation, so large  $V_{DS}$  is also undesirable. Finally, large  $V_{DS}$  will increase hot electron effects at the drain thereby increasing noise.

**Exercise:** set up a DC simulation of a MOSFET with width of 800  $\mu$ m and gate length of 0.35 $\mu$ m using the ADS design file **MOS\_curve\_tracer.dsn**. Note the size of  $V_{dsat}$  for various gate voltages. Apply a positive source-to-substrate (bulk) potential and see how the device current varies with  $V_{SB}$ . This body effect will increase the threshold voltage  $V_{T}$  and reduce current for a given  $V_{GS}$ .

When I\_bias is swept on the diff amp above, the source-to-bulk voltage changes. This changes the device I-V, so it's more efficient to evaluate the device I-V characteristics when configured as a diff amp. Now, the source is allowed to float to whatever bias is needed to support the current.


[see ADS design: diffpair\_dc1]





VDsat is the drain voltage at which the channel first reaches saturation. At saturation, the drain current no longer increases rapidly with further increase in  $V_{DS}$  because the drain end of the channel has pinched off. It is necessary to insure that the device is in saturation in order to obtain high gm and low Cgd, beneficial for most active circuit implementations.





The plots above show  $V_{DS}$  and  $g_m$  as a function of  $I_{DS}$ .  $V_{DD} = 3.3V$  in this case, and the  $R_D$  value was varied with  $I_{DS}$  to maintain a constant drain voltage of 2.4V.

Since both inputs of the diff pair are at the same voltage (2V in this example) we define

$$I_{DS} = I_{bias}/2$$

as an Eqn in the display panel. I\_bias is swept by controlling the current into a current mirror (not shown on previous slide) with an independent DC current source. The  $PARAMETER\ SWEEP$  controller can be used to vary  $W_1$ .


Also, we can include voltages at all device nodes in the data file by using the *OPTIONS* controller and setting *OutputInternalNodes*=yes.  $V_{DS}$  is defined by another Eqn as

$$V_{DS} = MOSFET1.d - MOSFET1.s$$

From the  $g_m$  plot, we can see that  $g_m$  increases directly with  $I_{DS}$  and with  $W_1$ . Also,  $V_{DS}$  is well above the saturation knee (roughly 0.5V) for all currents and widths. At currents below about 3 mA, there is little benefit to increasing  $W_1$  beyond 600  $\mu$ m, so we will choose this as our minimum bias current. We might expect to see conversion gain increase with higher drain currents at the cost of higher power dissipation.

[see ADS design files: diffpair\_dc1.dsn and MOS\_curve\_tracer.dsn]





Now we will focus on the linearity of the signal path (RF to IF). A transfer characteristic is simulated by sweeping the DC input voltage


$$\boldsymbol{V}_{Din} \equiv \boldsymbol{V}_{in}$$
 -  $\boldsymbol{V}_{ref}$ 

 $V_{\rm ref}$  = 2.0V. We would expect that by increasing the resistance  $R_{\rm S}$ , adding negative feedback, we would linearize the transfer characteristic by exchanging gain for linearity. In the simulation shown,  $R_{\rm S}$  values are stepped using a *PARAMETER SWEEP* controller from 1 to 101 ohms. We see that the gain (slope) becomes more linear over a wider input voltage range with increasing  $R_{\rm S}$ .

**Exercise.** Evaluate how the choice of Vref affects the transfer characteristic.

[See ADS design file: diffpair\_tc.dsn]






Another way of viewing the linearity of the amplifier is by doing an AC analysis of incremental voltage gain as a function of frequency with  $R_{\rm S}$  as a parameter. The plot above illustrates that increasing  $R_{\rm S}$  decreases gain but also reduces the relative gain variation with input offset voltage,  $V_{\rm in}$ . In fact, this is the conventional first order treatment for improving linearity of a differential stage, albeit at the expense of gain and noise. But, because the mixer distortion will increase as the large signal input voltage increases, this simple technique is valuable. But, we can never get perfectly flat gain with this simple approach.

[Refer to ADS design files: diffpair\_tc.dsn and diffpair\_tcgain2.dsn] The assymetry seen on the high input voltage side is due to the input MOSFET dropping out of saturation.

From this analysis, and if conversion gain and noise are not very important for your application, you would think that larger  $R_S$  would be better: more effective in reducing distortion. It turns out that this design has some peculiar properties in this regard, so watch for this later.

**Exercise:** 1. Evaluate how the small-signal gain vs.  $V_{in}$  varies with  $I_{bias}$  as a parameter. Compare your result with diffpair\_tcgain4.dsn.






A popular technique in low voltage RFIC design is to substitute inductors for resistors. This has the advantages that the ideal inductor will not add noise to the circuit, and it reduces the supply voltage requirement for the circuit. The effectiveness of this approach is somewhat frequency dependent. At 900 MHz, the gain degeneration and linearity improvement for reasonable sized inductors is limited. It becomes more effective at higher frequencies.

[See ADS design: diffpair\_tcgain5.dds. Try changing the frequency on the display screen and observe how the inductive degeneration varies.]

Also, inductors on Si substrates have low Q, on the order of 2 to 3. For a Q of 2.5, for example, a 5 nH inductor at 900 MHz would have a series resistance of about 10 ohms. Thus, we really are including both resistance and inductance. We will see that this is a good combination for modifying the input match.






We will do an S-parameter simulation of the Gilbert DB mixer to determine the input impedance as a function of  $R_S$ . The LO switch is biased on, thus the circuit resembles a cascode.

We see that as  $R_S$  is increased, the magnitude of  $S_{11}$  becomes greater than 1 (>0dB). This means that the real part of the input resistance is negative, a condition desirable for oscillators, not mixers. We also note that this condition gets worse at higher frequencies. Thus, we need to look more closely to find out why this is happening and find a way to guarantee stability.

[Refer to ADS example files: gilmix\_sp.dsn and .dds]






The equation above for input impedance was derived from a simple small-signal analysis neglecting  $C_{gd}$  and assuming that the node between the source resistors is at virtual ground. If the source node impedance  $Z_{s}$  was purely resistive, we should have a series equivalent input circuit that consists of R and two series capacitors. If R is large, the equivalent input series capacitive reactance is large and has a large effect on  $Z_{in}$ . The real part is clearly positive.

Similarly, we find that a series inductance L produces a non-frequency dependent positive real part and a series LC resonant network. Only the capacitor produces a negative resistance, and with an unusual frequency dependence.






Since we are seeing  $|S_{11}| > 1$ , we must have a negative resistance in the input. Why? This is due to the parasitic source to bulk capacitance of the MOSFET. As  $R_S$  increases, the shunt  $C_{SB}$  has greater effect on the source impedance and therefore drives the input impedance negative. If  $\omega_T R_S C_{SB} > 1$ , we will have a negative real Zin.

**Exercise:** Try adding extra shunt capacitance to the source nodes in the schematic gilmix\_sp and see how  $S_{11}$  and  $Z_{in}$  is affected.

To compensate for the negative resistance, let's add some series inductance.






The addition of small amounts of source inductance in series with  $R_{\rm S}$  (40 ohms in this example) helps improve the input match at the design frequency of 900 MHz. The 40 ohms was chosen as the largest series R that did not produce large negative resistances at the input.

An  $L_S = 2$  nH raises Re{Zin} without producing instability. We can see that above 4 GHz, a very small amount of series resistance on the input will yield unconditional stability. This would come from losses in the matching network. The larger Re{Zin} will make the input matching network less sensitive to element values.

[ Refer to ADS example files: gilmix\_sp2]






We now see that the additional inductance has eliminated the negative real part to the input impedance for  $R_S \leq 40\Omega$ .

But,  $R_S$  has a major effect on Zin. Since we saw earlier that  $R_S$  may influence the linearity of the diff pair, we will want to investigate the dependence of distortion on  $R_S$ . Thus, we will need to design a matching network for each  $R_S$  value.






We have seen that  $Z_{in}$  will vary with  $R_S$  and  $L_S$ . For  $L_S = 2$  nH, we will design a T-network to match the 50 ohm off-chip generator to the mixer input for 3 values of  $R_S$ . (We will want to investigate the dependence of intermodulation on  $R_S$  in a later slide.)

RS $(\Omega)$	$Zin(\Omega)$	L1	C1	L2
10	29.4-j183	48nH	3.1pF	19.5nH
20	20.8-j200	46.4	4.1	15.7
40	9,4-j221	44.1	7.4	8.3






Adding the input matching network shown on the previous slide for  $R_S = 10\Omega$  and  $L_S = 2$  nH, we can now calculate the conversion gain as a function of whatever parameters we wish to vary. In this example, the RF input power, P\_RF, will be swept.

Harmonic balance is the method of choice for simulation of mixers. By specifying the number of harmonics to be considered for the LO and RF input frequencies and the maximum order (highest order of sums and differences) to be retained, you get the frequency domain result of the mixer at all relevant frequencies. To get this information using SPICE or other time domain simulators would require a very long simulation time since at least two complete periods of the lowest frequency component must be generated in order to get accurate FFT results. In addition, the time step must be compatible with the highest frequency component to be considered.

Maximum order corresponds to the highest order IM product (n + m) to be considered  $(nf[1] \pm mf[2])$ . The simulation will run faster with lower order and fewer harmonics of the sources, but may be less accurate. You should test this by checking if the result changes significantly as you increase order or harmonics.

The frequency with the highest power level (the LO) is always the first frequency to be designated in the harmonic balance controller. Other inputs follow sequencing from highest to lowest power.





Differential LO drive is required if you need good LO to IF and LO to RF isolation. This is probably the case, otherwise you could get by with a simpler single-balanced design. Since the LO and RF frequencies are rather close together (in this example), you can't depend on the input matching network to attenuate the LO signal very much. The LO driver might typically be located on-chip as another diff amp, but to simplify the simulation, it is represented here as two voltage sources at 0 and 180 degrees phase with amplitude VLO. A DC offset of Vref\_LO is also needed to correctly bias the LO inputs. We will sweep VLO later to determine the LO amplitude for best IMD performance.


A differential output is also required in order to obtain the double-balanced properties. Your LO signal, which is common-mode for differential and thus cancels, will show up at full amplitude in the output if single-ended. For the simulation, we can use an ideal voltage-controlled-voltage-source to provide this conversion:

$$Vout = Vout1 - Vout2$$

On-chip, we would use another diff amp for this purpose or off-chip, a transformer or balun.

[Refer to gilmix\_GC3 for this example]





Equations are added to the display panel which select the IF frequency, calculate the differential IF output power, convert it to dBm, then subtract the RF input power, also in dBm.

$$conv_gain = dBm(V_IFout^2/(2*RD)) - P_RF$$

V\_IFout is the differential output voltage at the IF output frequency. This frequency is selected from the data set using the *mix* function. The downconverted IF at 45 MHz is selected with:

$$V_IFout = mix(Vout, \{-1,1\}).$$

The indices in the curly brackets are ordered according to fundamental frequencies. Thus, {-1,1} selects RF\_freq – LO\_freq.

Here we can identify the 1 dB gain compression power to be about -12 dBm.

[Refer to ADS example gilmix\_GC3]



# Exercise...




- 0K, now its your turn to run a simulation. Modify the schematic file gilmix\_hbGC3 to simulate how  $P_{1dB}$  varies as a function of L0 voltage.
- To do this, add a PARAMETER SWEEP controller
- The LO voltage range from 0.05 to 0.25V amplitude will be of interest.

Agilent Technologies

Page 27








We will be mainly concerned with the third-order IMD. This is especially troublesome since it can occur at frequencies within the IF bandwidth. For example, suppose we have 2 input frequencies at 899.990 and 900.010 MHz. Third order products at  $2f_1$  -  $f_2$  and  $2f_2$  -  $f_1$  will be generated at 899.980 and 900.020 MHz. These may fall within the filter bandwidth of the IF filter and thus cause interference to a desired signal.

Other odd-order products will also be of interest, but may be less reliably predicted unless the device model is precise enough to give accurate nonlinearity in the transfer characteristics up to the 2n-1<sup>th</sup> order.


[Refer to ADS file gilmix\_hbTOI3]





Note that the third-order (m2) and fifth-order products are quite close in frequency to the desired signal (m1). This means that they are often impossible to remove by filtering.





A widely-used figure of merit for IMD is the third-order intercept (TOI) point. This is a fictitious signal level at which the fundamental and third-order product terms would intersect. In reality, the intercept power is 10 to 15 dBm higher than the  $P_{1dB}$  gain compression power, so the circuit does not amplify or operate correctly at the IIP3 input level. The higher the TOI, the better the large signal capability of the mixer.

It is common practice to extrapolate or calculate the intercept point from data taken at least 10 dBm below  $P_{1dB}$ . One should check the slopes to verify that the data obeys the expected slope = 1 or slope = 3 behavior. When this is true,

$$OIP3 = (PIF - PIMD)/2 + PIF.$$


Also, the input and output intercepts are simply related by the gain:

$$OIP3 = IIP3 + conversion gain.$$

In the data display above, equations are used to select out the IF fundamental tone and the IMD tone, in this case, the upper sideband. The mix function now has 3 indices since there are 3 frequencies present: LO, RF1 and RF2. The dBm conversion again takes into account the actual differential output load resistance.

The two IMD sidebands should be approximately of equal power if the simulation is correct. If not, increase the order of the LO in the HB controller and see if this makes the sidebands more symmetric.






Now we can begin to investigate the third-order intercept (TOI) sensitivity to various design parameters. The LO voltage (amplitude) dependence is shown above. Clearly, it is beneficial to provide sufficient LO voltage to fully switch the upper transistors. The larger voltage decreases the distortion by increasing the slew rate at the switch input. The switch thus spends less time in a nonlinear intermediate state. We reach a point of diminishing returns somewhere around 0.15 to 0.20 V in this case. IIP3 is actually declining because the conversion gain is increasing with VLO. It takes less input power to obtain the output intercept power when gain is higher.

[Refer to ADS file gilmix\_hbTOI3]






Remember our earlier simulations of diffamp gain and linearity vs.  $R_s$ ? We found improvement in the linearity and reduced gain as the source resistance was increased. In fact, this is a standard method for linearizing diffamps! Why isn't it working here? We see quite the opposite trend.

When the input impedance was simulated, we found rapid variation with  $R_S$ . A different input matching network is needed for each  $R_S$  value to provide a conjugate match and maximum transducer gain. As  $R_S$  increases,  $Re\{Z_{in}\}$  gets smaller, and the voltage on the gate for a given input power increases. We also find the conversion gain increasing. It is this passive gain in the input matching network that is degrading the TOI properties of the mixer. The RF voltage increases more rapidly with  $R_S$  than the inherent gain of the amplifier itself decreases due to feedback.





Another design parameter of interest is the drain resistance,  $R_D$ . Clearly, it will have a big effect on the conversion gain as confirmed above. But, what about TOI? We find that the OIP3 and IIP3 simulation shows steadily increasing intercept power with increased  $R_D$ . Does this make sense? We might expect the higher open-loop gain with large  $R_D$  to suppress distortion, but we would also expect it to degrade the ultimate large signal capability of the mixer as reflected in  $P_{1dB}$ . Indeed, when  $P_{1dB}$  is simulated, we find that the highest  $R_D$  value severely cramps the large signal capability. The upper FETs are running out of headroom at large signal levels. The TOI simulation didn't predict this because it was extrapolating the intercept from low RF input power levels. It never took into account the nonideality that could occur if the biasing of the FETs was not maintained. Thus, to get the complete picture, both simulations are important.

[Refer to ADS files: gilmix\_GC4 and gilmix\_hbTOI4]



# **Exercise**



- Using the ADS files as templates, simulate the TOI and gain compression of the mixer while varying:
  - $\cdot$   $V_{DD}$
  - I\_bias
- Note: when you vary I\_bias, you should keep the drain voltage constant by varying the  $R_{\text{D}}$  value. This can be done by defining  $R_{\text{D}}(I\_\text{bias})$  with VarEqn statement in the schematic window. See how much you can improve TOI with larger bias current.



Page 34

You can check your answers with files gilmix\_hbTOI5 and gilmix\_hbTOI7



## Isolation between ports


- The mixer is not perfectly unilateral leakage between:
  - LO to IF
  - LO to RF
  - RF to IF
- Determine the magnitude of these leakage components at the IF and RF ports using the mix function to select frequencies.



Page 35

Isolation can be quite important for certain mixer applications. For example, LO to RF leakage can be quite serious in direct conversion receiver architectures because it will remix with the RF and produce a DC offset. Large LO to IF leakage can degrade the performance of a mixer postamp.





The excellent isolation between ports on double balanced mixers depends on precise balance. The simulation is using ideal components that are perfectly matched and gives grossly optimistic estimates of LO2RF and RF2IF isolation. In real implementations, the MOSFETs and resistors may have slight variations in their parameters that could unbalance the mixer enough to degrade performance.



## Isolation with imbalance

- Imbalance in  $R_D$  is added:  $R_D \pm DR_D$
- $V_{L0} = 0.20V$

DRD	LO21F	LO2RF	RF21F	percent
5.000	-29.298	-75.699	-59.372	1.667
10.000	-29.301	-69.678	-53.340	3.333
15.000	-29.304	-66.154	-49.807	5.000
20.000	-29.309	-63.654	-47.296	6.667
25.000	-29.316	-61.713	-45.342	8.333



Page 37


The drain resistors are intentionally skewed by an offset resistance  $\Delta RD$  to illustrate the sensitivity of LO2RF and RF2IF isolation to imbalance. The predictions become more realistic.

[See ADS file gilmix\_iso]



## Noise figure & SFDR

- We have been concentrating on the large signal limitations of the mixer. Noise determines the other end of the mixer dynamic range.
- · Spurious-free dynamic range:



Noise figure is defined as the ratio between the input and output S/N ratio.

$$NF(dB) = 10 \log[(S/N)in]/[(S/N)out]$$

Any real mixer or amplifier will degrade S/N because noise is added to the signal. The minimum input signal power is determined by noise. The noise is represented by a NF.

The maximum signal power is limited by distortion, which we describe by IIP3. The SFDR is a commonly used figure of merit to describe the dynamic range of an RF system. If the signal power is increased beyond the point where the IMD rises above the noise floor, then the signal-to-distortion ratio dominates and degrades by 3 dB for every 1 dB increase in signal power. If we are concerned with the third-order distortion, the SFDR is calculated from the geometric 2/3 relationship between the input intercept and the IMD.

It is important to note that the SFDR depends directly on the bandwidth  $\Delta f$ . It has no meaning without specifying bandwidth.



## **Determining Noise Figure**

- · Use harmonic balance simulator for mixer NF.
  - takes into account any nonlinearities and harmonics that could mix noise down into the IF band.
- If P\_RF << P\_LO, either a 1-tone generator or a passive termination can be used at the input with equal accuracy.
- · Noise Figure is calculated.
  - · Ideal filter (centered on RF) is added in simulation.
  - · Noise contributions within mixer added.
  - NF = 5.7 dB.
  - SFDR = 112 dB (with 100 kHz BW).



Page 39

The harmonic balance simulator will take into account wideband noise that is generated in the mixer. Some of this noise gets mixed down to the IF frequency from the harmonics of the LO. If the RF signal is of small amplitude, the harmonics that it might generate can be neglected, and either a 1-tone generator or a passive termination can be used. The predictions will be the same.



## Final mixer specs



- IIP3 = 6 dBm
- P<sub>1dB</sub> = 12 dBm
- Conversion gain = 13 dB
- NF = 5.7 dB
- SFDR = 112 dB (100 kHz BW)
- Power dissipation = 20 mW



Page 40

Here are the final mixer performance specifications that have resulted from this example. We have clearly not exhausted the design space, and there are many other factors that could be considered that might have further influence on the results.

In the next slide, there is a list of other circuits that we should also include if time permitted.



# What's next?



- We would also need to design:
  - LO buffer for single-ended to differential
  - IF buffer for differential to single-ended
  - biasing for the RF and LO inputs

Agilent Technologies

Page 41





# Conclusion




#### **Learning objectives:**

- · Understand operation of MOSFET Gilbert mixer
- · Biasing considerations
- · Design for stability, linearity and noise
- Specify performance: NF, P<sub>1dB</sub>, TOI, SFDR Further resources:
- Now, go through the ADS example files, modify them for your application. Use them as templates for your own design work.



Page 42





## References



- [1] Gray, P. R. and Meyer, R. G., Design of Analog Integrated Circuits, 3rd Ed., Chap. 10, Wiley, 1993.
- [2] Gilbert, B., "Design Considerations for BJT Active Mixers", Analog Devices, 1995.
- [3] Lee, T. H., The Design of CMOS Radio-Frequency Integrated Circuits, Chap. 11, Cambridge U. Press, 1998.



Page 43

#### References

- [1] Gray, P. R. and Meyer, R. G., *Design of Analog Integrated Circuits*, 3rd Ed., Chap. 10, Wiley, 1993.
- [2] Gilbert, B., "Design Considerations for BJT Active Mixers", Analog Devices, 1995.
- [3] Lee, T. H., *The Design of CMOS Radio-Frequency Integrated Circuits*, Chap. 11, Cambridge U. Press, 1998.





For more information about Agilent EEsof EDA, visit:

www.agilent.com/find/eesof



www.agilent.com/find/emailupdates Get the latest information on the products and applications you select.



www.agilent.com/find/agilentdirect Quickly choose and use your test equipment solutions with confidence.

#### www.agilent.com

For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

#### www.agilent.com/find/contactus

Americas	
Canada	(877) 894-4414
Latin America	305 269 7500
<b>United States</b>	(800) 829-4444

# Asia Pacific Australia

A 4 1 !	1 000 020 405
Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Thailand	1 800 226 008

#### Europe & Middle East

Austria	0820 87 44 11	
Belgium	32 (0) 2 404 93 40	
Denmark	45 70 13 15 15	
Finland	358 (0) 10 855 2100	
France	0825 010 700*	
	*0.125 €/minute	
Germany	01805 24 6333**	
	**0.14 €/minute	
Ireland	1890 924 204	
Israel	972-3-9288-504/544	
Italy	39 02 92 60 8484	
Netherlands	31 (0) 20 547 2111	
Spain	34 (91) 631 3300	
Sweden	0200-88 22 55	
Switzerland	0800 80 53 53	
United Kingdom	44 (0) 118 9276201	
Other European Countries:		
www.agilent.com/find/contactus		

Product specifications and descriptions in this document subject to change without notice.

Revised: March 27, 2008

© Agilent Technologies, Inc. 2008 Printed in USA, April 17, 2001 5989-9103EN

