Conjunto de Instrucciones de Assembly para MIPS32

Branch and Jump

beq Rsrc1, Src2, label

Arithmetic and Logical abs Rdest, Rsrc Absolute Value add Rdest, Rsrc1, Src2 Addition (with overflow) Addition Immediate (with overflow) addi Rdest, Rsrc1, Imm Addition (without overflow) addu Rdest, Rsrc1, Src2 Addition Immediate (without overflow) addiu Rdest Rsrc1 Imm and Rdest, Rsrc1, Src2 AND andi Rdest, Rsrc1, Imm AND Immediate div Rsrc1, Rsrc2 Divide (with overflow) Divide (without overflow) divu Rsrc1, Rsrc2 div Rdest, Rsrc1, Src2 Divide (with overflow) divu Rdest, Rsrc1, Src2 Divide (without overflow) mul Rdest, Rsrc1, Src2 Multiply (without overflow) mulo Rdest, Rsrc1, Src2 Multiply (with overflow) mulou Rdest, Rsrc1, Src2 Unsigned Multiply (with overflow) mult Rsrc1, Rsrc2 Multiply multu Rsrc1, Rsrc2 **Unsigned Multiply** neg Rdest, Rsrc Negate Value (with overflow) negu Rdest, Rsrc Negate Value (without overflow) nor Rdest, Rsrc1, Src2 NOR not Rdest, Rsrc NOT or Rdest, Rsrc1, Src2 OR ori Rdest, Rsrc1, Imm **OR** Immediate rem Rdest, Rsrc1, Src2 Remainder remu Rdest, Rsrc1, Src2 **Unsigned Remainder** rol Rdest, Rsrc1, Src2 Rotate Left ror Rdest, Rsrc1, Src2 Rotate Right sll Rdest, Rsrc1, Src2 Shift Left Logical sllv Rdest, Rsrc1, Rsrc2 Shift Left Logical Variable sra Rdest, Rsrc1, Src2 Shift Right Arithmetic Shift Right Arithmetic Variable srav Rdest, Rsrc1, Rsrc2 Shift Right Logical srl Rdest, Rsrc1, Src2 Shift Right Logical Variable srlv Rdest, Rsrc1, Rsrc2 sub Rdest, Rsrc1, Src2 Subtract (with overflow) subu Rdest, Rsrc1, Src2 Subtract (without overflow) xor Rdest, Rsrc1, Src2 XOR xori Rdest, Rsrc1, Imm XOR Immediate

Constant-Manipulating

li Rdest, imm Load Immediate

Comparison

mtcz Rsrc, CPdest

seq Rdest, Rsrc1, Src2 Set Equal sge Rdest, Rsrc1, Src2 Set Greater Than Equal sgeu Rdest, Rsrc1, Src2 Set Greater Than Equal Unsigned sgt Rdest, Rsrc1, Src2 Set Greater Than sgtu Rdest, Rsrc1, Src2 Set Greater Than Unsigned Set Less Than Equal sle Rdest, Rsrc1, Src2 Set Less Than Equal Unsigned sleu Rdest, Rsrc1, Src2 slt Rdest, Rsrc1, Src2 Set Less Than slti Rdest, Rsrc1, Imm Set Less Than Immediate sltu Rdest, Rsrc1, Src2 Set Less Than Unsigned Set Less Than Unsigned Immediate sltiu Rdest, Rsrc1, Imm sne Rdest, Rsrc1, Src2 Set Not Equal

Data Movement	
move Rdest, Rsrc	Move
mfhi Rdest	Move From hi
mflo Rdest	Move From Io
mthi Rdest	Move To hi
mtlo Rdest	Move To Io
mfcz Rdest, CPsrc	Move From Coprocessor z
mfc1.d Rdest, FRsrc1	Move Double From Coprocessor 1

Move To Coprocessor z

b label	Branch instruction
bczt label	Branch Coprocessor z True
bczf label	Branch Conrocessor z False

beqz Rsrc, label Branch on Equal Zero
bge Rsrc1, Src2, label Branch on Greater Than Equal
bgeu Rsrc1, Src2, label Branch on GTE Unsigned

bgez Rsrc, label Branch on Greater Than Equal Zero bgezal Rsrc, label Branch on Greater Than Equal Zero

And Link
bgt Rsrc1, Src2, label Branch on Greater Than

Branch on Equal

bgtu Rsrc1, Src2, label
bgtz Rsrc, label
ble Rsrc1, Src2, label
bleu Rsrc1, Src2, label
blez Rsrc, label
branch on Greater Than Unsigned
Branch on Less Than Equal Zero
Branch on Greater Than Equal Zero

And Link

bltzal Rsrc, label Branch on Less Than And Link

blt Rsrc1, Src2, label Branch on Less Than

bltu Rsrc1, Src2, label
bltz Rsrc, label
bne Rsrc1, Src2, label
bnez Rsrc, label

j label Jump
jal label Jump and Link
jalr Rsrc Jump and Link Register
jr Rsrc Jump Register

Load

la Rdest, address

lb Rdest, address

lbu Rdest, address

ld Rdest, address

ld Rdest, address

lh Rdest, address

lhu Rdest, address

lw Rdest, address

Load Address

Load Double-Word

Load Halfword

Load Unsigned Halfword

lw Rdest, address

Load Word

iw Ruest, address Load Word

lwcz Rdest, address Load Word Coprocessor z

Iwl Rdest, addressLoad Word LeftIwr Rdest, addressLoad Word Rightulh Rdest, addressUnaligned Load Halfword

ulhu Rdest, address Unaligned Load Halfword Unsigned

ulw Rdest, address Unaligned Load Word

Store

sb Rsrc, address Store Byte Store Double-Word sd Rsrc, address sh Rsrc, address Store Halfword Store Word sw Rsrc. address swcz Rsrc, address Store Word Coprocessor z swl Rsrc, address Store Word Left swr Rsrc, address Store Word Right ush Rsrc, address Unaligned Store Halfword

Unaligned Store Word

System Calls

usw Rsrc, address

1 print_int ENTRADA: \$a0 = integer 2 print_float ENTRADA: \$f12 = float 3 print_double ENTRADA: \$f12 = double 4 print_string ENTRADA: \$a0 = string 5 read int SALIDA: integer (in \$v0) 6 read_float SALIDA: float (in \$f0) 7 read_double SALIDA: double (in \$f0) 8 read_string ENTRADA: \$a0 = buffer, \$a1 = length