

Number System

There are 4 number systems:

i) Decimal Number System:

- * Includes 10 digits: (0, 1, 2, ..., 9)
- * Base = 10

ii) Binary Number System:

- * Includes 2 digits: (0 and 1)
- * Base = 2

iii) Octal Number System:

- * Includes 8 digits: (0, 1, 2, ..., 7)
- * Base = 8

iv) Hexadecimal Number System:

- * Also called as alphanumeric number system
- * Includes 16 characters: (0, 1, ..., 9, A, B, ..., F); where A ~ 10 and B ~ 11 and so on.
- * Base = 16

Base: It is the number of digits present in a particular number system.

: It is also called as radix

Conversion from one system to other:

Decimal to Binary:

Divide the number by 2 continuously and write the remainders until you get 1. Then write the remainders from bottom to top.

$$\text{eg: } (96)_{10} = (?)_2$$

$$\therefore (96)_{10} = (1100000)_2$$

$$\begin{array}{r}
 2 | 96 \\
 2 | 48 \rightarrow 0 \\
 2 | 24 \rightarrow 0 \\
 2 | 12 \rightarrow 0 \\
 2 | 6 \rightarrow 0 \\
 2 | 3 \rightarrow 0 \\
 1 \rightarrow 1
 \end{array}$$

$$\text{Q: } (123)_{10} = (?)_2$$

$$\therefore = (1111011)_2$$

$$\begin{array}{r} 2 \mid 123 \\ 2 \mid 61 \\ 2 \mid 30 \\ 2 \mid 15 \\ 2 \mid 7 \\ 2 \mid 3 \\ 1 \end{array}$$

$\rightarrow 1$
 $\rightarrow 1$
 $\rightarrow 0$
 $\rightarrow 1$
 $\rightarrow 1$
 $\rightarrow 1$

Binary to Decimal:

From left to right and give index no. starting from zero.
Then the formula for decimal equivalent is

$$\sum \text{bitvalue} \times 2^n \quad n = \text{bit position of the corresponding bitvalue}$$

Ex:

2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	\leftarrow bit-weightage
6	5	4	3	2	1	0	\leftarrow bit positions

$$(1110111)_2 = (1 \times 2^6 + 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0)_{10}$$

$$= (64 + 32 + 16 + 0 + 4 + 2 + 1)_{10} = (119)_{10}$$

Fractional Decimal to Binary:

First evaluate left part of decimal as done before. For right part multiply 2 and continuously write the part before decimal point. Follow this until a continuous 0 is reached.

$$\text{Q: } (10.7)_{10} = (?)_2$$

$$\begin{array}{r} 2 \mid 10 \\ 2 \mid 5 \rightarrow 0 \\ 2 \mid 2 \rightarrow 1 \\ 2 \mid 1 \rightarrow 0 \end{array}$$

$$0.7 \times 2 = 1.4 \rightarrow 1$$

$$0.4 \times 2 = 0.8 \rightarrow 0$$

$$0.8 \times 2 = 1.6 \rightarrow 1$$

$$0.6 \times 2 = 1.2 \rightarrow 1$$

$$0.2 \times 2 = 0.4 \rightarrow 0$$

$$\text{So Ans} = (1010.10110)_2$$

$$\text{Q: } (14.3)_{10} = (?)_2$$

$$= (110.01001)_2$$

$$\begin{array}{r} 2 \mid 14 \\ 2 \mid 7 \rightarrow 0 \\ 2 \mid 3 \rightarrow 1 \\ 2 \mid 1 \rightarrow 1 \\ 2 \mid 0 \end{array}$$

$$0.3 \times 2 = 0.6 \rightarrow 0$$

$$0.6 \times 2 = 1.2 \rightarrow 1$$

$$0.2 \times 2 = 0.4 \rightarrow 0$$

$$0.4 \times 2 = 0.8 \rightarrow 0$$

$$0.8 \times 2 = 1.6 \rightarrow 1$$

$$0.6 \times 2 = 1.2 \rightarrow 1$$

Fractional binary to decimal :

Here left part of decimal point is analysed the same, but for right part apply the same with index starting from 1 and using formula $\sum \text{bit value} \times 2^{-n}$, $n = \text{bit position}$

$$\begin{array}{ccccccc} 2^3 & 2^2 & 2^1 & 2^0 & 2^{-1} & 2^{-2} & 2^{-3} \\ 3 & 2 & 1 & 0 & 1 & 2 & 3 \end{array} \leftarrow \text{bit position}$$

$$(1101.0101)_2$$

$$\begin{aligned} &= (1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3})_{10} \\ &= 8 + 4 + 0 + 1 + 0.5 + 0 + 0.125 \\ &= (13.625)_{10} \end{aligned}$$

Decimal to Octal :

Divide the decimal number by 8 until we get a number less than 8 in quotient part and write the remainders.

$$\text{eg: } (319)_{10} = (?)_8$$

$$\therefore \text{Ans} = (477)_8$$

$$\begin{array}{r} 8 \longdiv{319} \\ 39 \rightarrow 7 \\ 4 \rightarrow 7 \end{array}$$

$$\text{eg: } (471)_{10} = (?)_8$$

$$= (727)_8$$

$$\begin{array}{r} 8 \longdiv{471} \\ 58 \rightarrow 7 \\ 7 \rightarrow 2 \end{array}$$

$$\text{eg: } (512)_{10} = (?)_8$$

$$= (1000)_8$$

$$\begin{array}{r} 8 \longdiv{512} \\ 64 \rightarrow 0 \\ 8 \longdiv{64} \\ 1 \rightarrow 0 \end{array}$$

$$\text{eg: } (946)_{10} = (?)_8$$

$$= (1662)_8$$

$$\begin{array}{r} 8 \longdiv{946} \\ 118 \rightarrow 2 \\ 14 \rightarrow 6 \\ 1 \rightarrow 6 \end{array}$$

$$\text{Eg: } (1049)_{10} = (?)_8$$

$$\begin{array}{r} 8 \longdiv{1049} \\ 8 \longdiv{131 \rightarrow 1} \\ 8 \longdiv{16 \rightarrow 3} \\ \hline 2 \rightarrow 0 \end{array}$$

Octal to Decimal:

From right to left give index numbers starting from 0 and then use the formula $\sum (\text{bit value}) \times 8^n$, $n = \text{index value's position}$

$$\text{Eg: } (727)_8 = 7 \times 8^2 + 2 \times 8^1 + 7 \times 8^0 = 448 + 16 + 7 = (471)_{10}$$

$$\text{Eg: } (477)_8 = 4 \times 8^2 + 7 \times 8^1 + 7 \times 8^0 = 256 + 56 + 7 = (319)_{10}$$

$$\text{Eg: } (1000)_8 = 1 \times 8^3 + 0 \times 8^2 + 0 \times 8^1 + 0 \times 8^0 = (256)_{10}$$

$$\text{Eg: } (1662)_8 = 1 \times 8^3 + 6 \times 8^2 + 6 \times 8^1 + 2 \times 8^0 = 512 + 384 + 48 + 2 = (946)_{10}$$

$$\text{Eg: } (2031)_8 = 2 \times 8^3 + 0 \times 8^2 + 3 \times 8^1 + 1 \times 8^0 = 8024 + 24 + 1 = (1049)_{10}$$

Decimal to Hexadecimal

Divide by 16 to the decimal number and write the remainder until a quotient less than 16 is obtained.

Use $10 \rightarrow A$, $11 \rightarrow B$, $12 \rightarrow C$, $13 \rightarrow D$, $14 \rightarrow E$, $15 \rightarrow F$ in remainders

$$\text{Eg: } (319)_{10} = (?)_{16}$$

$$\begin{array}{r} 16 \longdiv{319} \\ 16 \longdiv{19 \rightarrow 15 \rightarrow F} \\ \hline 3 \rightarrow 3 \end{array}$$

$$\text{Ans} = (13F)_{16}$$

$$\text{Eg: } (471)_{10} = (?)_{16}$$

$$\begin{array}{r} 16 \longdiv{471} \\ 16 \longdiv{29 \rightarrow 7} \\ \hline 1 \rightarrow 13 \rightarrow D \end{array}$$

$$= (1D7)_{16}$$

$$\text{Eg: } (512)_{10} = (?)_{16}$$

$$\begin{array}{r} 16 \longdiv{512} \\ 16 \longdiv{32 \rightarrow 0} \\ \hline 2 \rightarrow 0 \end{array}$$

$$= (200)_{16}$$

$$\text{Eg: } (946)_{10} = (?)_{16}$$

$$= (3B2)_{16}$$

$$\begin{array}{r} 16 \mid 946 \\ 16 \mid 59 \rightarrow 2 \\ \hline 3 \rightarrow 11 \rightarrow B \end{array}$$

$$\text{Eg: } (1049)_{10} = (?)_{16}$$

$$= (419)_{16}$$

$$\begin{array}{r} 16 \mid 1049 \\ 16 \mid 65 \rightarrow 9 \\ 4 \rightarrow 1 \end{array}$$

Hexadecimal to Decimal

Give index values from right to left and then use the formula. $\sum (\text{bit value}) \times 16^n$, $n = \text{bit value's position}$. but use converse of A, B, C, D, E & F as 10, 11, 12, 13, 14 & 15 respectively

$$\text{Eg: } (13F)_{16} = 1 \times 16^2 + 3 \times 16^1 + 15 \times 16^0 = 256 + 48 + 15 = (319)_{10}$$

$$\text{Eg: } (1D7)_{16} = 1 \times 16^2 + 13 \times 16^1 + 7 \times 16^0 = 256 + 208 + 7 = (471)_{10}$$

$$\text{Eg: } (200)_{16} = 2 \times 16^2 + 0 \times 16^1 + 0 \times 16^0 = (512)_{10}$$

$$\text{Eg: } (3B2)_{16} = 3 \times 16^2 + 11 \times 16^1 + 2 \times 16^0 = 768 + 176 + 2 = (946)_{10}$$

$$\text{Eg: } (419)_{16} = 4 \times 16^2 + 1 \times 16^1 + 9 \times 16^0 = 1024 + 16 + 9 = (1049)_{10}$$

$$\text{Eg: } (319)_{10} = 3 \times 10^2 + 1 \times 10^1 + 9 \times 10^0 = (319)_{10}$$

Binary Addition:

rules : $0+0=0$, $0+1=1$, $1+0=1$, $1+1=10$ i.e. 0 with 1 as carry

$$\begin{array}{r} 1010 \\ + 0111 \\ \hline 10001 \end{array}$$

$$\begin{array}{r} 1110 \\ + 1100 \\ \hline 11010 \end{array}$$

$$\begin{array}{r} 101100 \\ + 101107 \\ \hline 1000010 \end{array}$$

$$\begin{array}{r} 10011 \\ + 1001 \\ \hline 11100 \end{array}$$

$$\begin{array}{r} 11001 \\ + 1101 \\ \hline 100110 \end{array}$$

$$\begin{array}{r} 11110 \\ + 11100 \\ \hline 111010 \end{array}$$

Binary Subtraction:

Rules: $0-0=0$, $1-0=1$, $1-1=0$, $0-1=1$ with borrow 1 and add 2

$$\text{Eg: } \begin{array}{r} 10011 \\ - 1001 \\ \hline (10\cancel{1}0)_2 \end{array}$$

$$\text{Eg: } \begin{array}{r} 1100 \\ - 1101 \\ \hline (1\cancel{1}00)_2 \end{array}$$

$$\text{Eg: } \begin{array}{r} 11110 \\ - 11100 \\ \hline (10)_2 \end{array}$$

$$\text{Eg: } \begin{array}{r} 10110 \\ - 10110 \\ \hline (10100)_2 \end{array}$$

$$\text{Eg: } \begin{array}{r} 1110 \\ - 1100 \\ \hline (10)_2 \end{array}$$

Binary Multiplication

Rules: $0 \cdot 0 = 0$, $0 \cdot 1 = 0$, $1 \cdot 0 = 0$, $1 \cdot 1 = 1$

$$\text{Eg: } \begin{array}{r} 1001 \\ \times 100 \\ \hline 0000 \\ 0000 \\ 1001 \\ \hline (100100)_2 \end{array}$$

$$\text{Eg: } \begin{array}{r} 1101 \\ \times 1001 \\ \hline 1101 \\ 0000 \\ 0000 \\ 1101 \\ \hline (1110100)_2 \end{array}$$

$$\text{Eg: } \begin{array}{r} 11011 \\ \times 100 \\ \hline 00000 \\ 00000 \\ 11011 \\ \hline (1101100)_2 \end{array}$$

$$\text{Eg: } \begin{array}{r} 10110 \\ \times 1111 \\ \hline 10110 \\ 10110 \\ 10110 \\ \hline (101001010)_2 \end{array}$$

$$\text{Eg: } \begin{array}{r} 1110 \\ \times 110 \\ \hline 0000 \\ 1110 \\ 1110 \\ \hline (1010100)_2 \end{array}$$

Binary Division:

Rule : $0 \div 0 = 0$, $0 \div 1 = 0$, $1 \div 1 = 1$

Eg: $(1100)_2 \div (11)_2$

$$\begin{array}{r} 100 \\ 11 \overline{)1100} \\ -11 \\ \hline 0000 \end{array}$$

$\therefore \text{Ans} = (100)_2$

Eg: $(1010)_2 \div (11)_2$

$$\begin{array}{r} 11 \\ 11 \overline{)1010} \\ -11 \\ \hline 10 \\ -11 \\ \hline 1 \end{array}$$

Ans: $(11)_2$ with remainder $(1)_2$

Eg: $(11010)_2 \div (111)_2$

$$\begin{array}{r} 11 \\ 111 \overline{)11010} \\ -111 \\ \hline 101 \\ -111 \\ \hline 1 \end{array}$$

= $(11)_2$ with remainder $(101)_2$

LOGIC GATES:

* These are the basic building blocks of a digital system.


fundamental Gates
(AND, OR, NOT, XOR)

Universal Gates.
(NAND, NOR)

Fundamental Gates:

AND Operation:

* It represents two switches in series combination.



* Truth Table :


<u>S1</u>	<u>S2</u>	<u>Bulb</u>	
open(0)	open(0)	not glow (0)	$0 \approx \text{low}$
open(0)	close(1)	not glow (0)	$1 \approx \text{high}$
close(1)	open(0)	not glow (0)	
close(1)	close(1)	glow (1)	

* In case of AND operation when both the switches are closed, bulb will glow and in any other cases bulb will not glow.

AND Gate:

- * It has two or more inputs and one output.
- * It is same as the two switches in series combination
- * Output is 1 only when all the inputs are 1 (or high) otherwise output is 0 for all other combination of inputs.

* Symbol:



$$Y = A \cdot B$$

Truth Table:


Input		Output
A	B	$y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

• 23 अप्रैल 2023

OR Operation:

- * Represents two switches in parallel combination

Truth Table:




<u>S1</u>	<u>S2</u>	<u>Bulb</u>
open(0)	open(0)	not glow (0)
open(0)	close(1)	glow (1)
close(1)	open(0)	glow (1)
close(1)	close(1)	glow (1)

- * In this operation bulb will glow when both the switches are closed or any one of the switches is closed.
- * Bulb will not glow when both switches are open.

OR Gate:

- * It has two or more inputs and one output.
- * Represents two switches in OR combination.
- * It is also called as inclusive OR-gate.
- * Its output is high when all the inputs are high or any one of the inputs is high; otherwise output is low.
- * Symbol:




$$Y = A + B$$

Truth Table

input	output	
A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

NOT Gate:

- * It has one input and one output.
- * Output represents the complement of the input, i.e., if input is 0, then output is 1 and vice-versa.
- * Symbol:




$$Y = \bar{A} \text{ or } Y = A'$$

Truth Table


input	output
A	$Y = \bar{A}$
0	1
1	0

- * In an electronic circuit it represents a switch connected parallel to a bulb or a shorted switch.



(d) XOR Gate / EXOR Gate:

- * It has two or more inputs and one output.
- * It performs binary operations (addition).
- * Its output is high when it contains odd number of 1's in the input. : 11010100
- * Or in other ways, output will be high when both the inputs are different and low when they are same; in case of 2 inputs.
- * Output will be low when there exists even number of 1's in input.
- * Symbol :



$$Y = A \oplus B$$

$$= \bar{A}B + A\bar{B}$$


$$= (A+B)(\bar{A}+\bar{B})$$

(algebraic equation)

Truth Table.

input	output	
A	B	$y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

- * Its equivalent circuit representation will be like a hybrid network:




Bulb:

$$(A+B) \cdot (\bar{A}+\bar{B})$$

$$= A \cdot \bar{A} + A \cdot \bar{B} + B \cdot \bar{A} + B \cdot \bar{B}$$

$$= 0 + A \cdot \bar{B} + \bar{A} \cdot B + 0$$

$$= AB + \bar{A}\bar{B}$$




: step TON


(e) X-NOR Gate:

- * It has got two or more inputs and one output.
- * In case of two inputs, output is high when both the inputs are same and output is low (or 0) when both the inputs are different.
- * In case of generalised X-NOR gate, output is 1 (or high) if it contains even number of 1s or 0s, and output is 0 when it contains odd number of 1s or 0s.

* It is equivalent to $x \text{-OR} + \text{NOT}$, i.e., $\overline{A \oplus B} = A \odot B$



* Symbol:



$$\text{now, } Y = A \odot B$$

$$= AB + \bar{A}\bar{B}$$

$$= (A + \bar{B}) \cdot (\bar{A} + B)$$


(complement) (algebraic equation)

Truth Table


input	output	
A	B	$y = A \odot B$
0	0	1
0	1	0
1	0	0
1	1	1

* There can be two equivalent circuit representation

$$A \cdot B + \bar{A} \cdot \bar{B}$$



$$(A + \bar{B}) \cdot (\bar{A} + B)$$



nb: How to find algebraic equations from given truth table.

1. We have to see where '1' is there in the output and ignore whenever output is '0'.
2. To find equation of the operation, add all the individual equations obtained whenever output is 1.
3. Remember while finding individual equations, consider '1' as direct variable and '0' as complemented variable.
E.g. if 'X' is the variable then take $x=1$ and $\bar{x}=0$

Universal Gate:

* These gates are called universal gates because any boolean expression can be designed using universal gates as well as all the fundamental gates can be designed too.

Algebraic form:

$$A \oplus B = \bar{A} \cdot B + A \cdot \bar{B}$$

(OR + AND)

$$(AND + NOT)$$

Boolean expression:




$$\bar{A} \cdot \bar{B} = \bar{A} + \bar{B}$$

NOR

$$(\bar{A} + \bar{B})$$

@ NAND Gate:

$$= AND + NOT = 2NOT + OR$$



* It is a universal gate

* It has got two or more inputs and one output.

* Its output is high when both inputs are low or when any one of the inputs is low.


* Output is low when all the inputs are high.

Truth Table

Input		Output
A	B	$Y = \bar{A} \cdot \bar{B}$
0	0	1
0	1	1
1	0	1
1	1	0

* Algebraic expression: $A\bar{B} + \bar{A}B + \bar{A}\bar{B}$

* The corresponding electronic circuit representation is:





(b) NOR gate:

* It is a universal gate.


* It has two or more inputs and one output.

* Output is high when all inputs are low and output is low in all other cases.

$$\text{NOR} = \text{OR} + \text{NOT} = 2\text{NOT} + \text{AND}$$



* Symbol:




Truth Table


Input		Output
A	B	$Y = \bar{A} + \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	0

* Algebraic expression: $\bar{A} \cdot \bar{B}$

* Electric circuit representation:




i) Design of NOT gate using NAND:



$$(\because X \cdot X = X)$$

ii) Design of NOT gate using NOR:




$$(\because X + X = X)$$

iii) Design of AND gate using NAND:

now we know $\text{NAND}(A, B) = \overline{A \cdot B}$


$$\begin{aligned} \text{Again, } \text{AND}(A, B) &= A \cdot B = \overline{\overline{A \cdot B}} \quad (\because \overline{\overline{x}} = x) \\ &= \text{NOT}(\text{NAND}(A, B)) \end{aligned}$$



iv) Design of AND gate using NOR:

we know, $\text{NOR}(A, B) = \overline{A + B}$

$$\begin{aligned} \text{so } \text{AND}(A, B) &= A \cdot B = \overline{\overline{A} \cdot \overline{B}} \quad (\because \overline{\overline{x}} = x) \\ &= \overline{\overline{A} + \overline{B}} \quad (\text{by De Morgan's laws}) \\ &= \text{NOR}(\overline{A}, \overline{B}) \end{aligned}$$



1's Complement

- * complement refers to negative of a number, i.e., for example if 12 is the number then its complement refers to -12
- * for calculating 1's complement follow the rule : convert $1 \rightarrow 0$ and $0 \rightarrow 1$.

Eg: 1's complement of $(12)_{10}$

$$(12)_{10} = (1100)_2$$

$$\text{1's complement} = (0011)_2 = -(12)_{10}$$

Addition using 1's complement

- * when addend numbers is greater than the number to be subtracted then only result is positive and in other cases result will be negative.

* case : $(a - b)$

- If there generates an End Around Carry (EAC) then that has to be added to LSB and after addition whatever result obtained is the final result.
- If no EAC is generated then answer will be a negative value so to check the result just take the 1's complement of the result which will be the +ve of the result.

Eg: $(7)_{10} - (3)_{10}$

$$(7)_{10} = (0111)_2, (3)_{10} = (0011)_2 \xrightarrow{\text{1's}} (1100)_2 = -(3)_{10}$$

$$\text{so, } (7)_{10} \equiv 0111$$

$$-(3)_{10} = \begin{array}{r} 1100 \\ + \end{array}$$

(case 1)

$$\begin{array}{r} 0011 \\ + 1 \\ \hline \end{array}$$

$$\begin{array}{r} 0011 \\ + 1 \\ \hline 0100 \end{array}$$

$$(0100)_2 = (4)_{10} \quad (\text{Ans})$$

Eg: $(3)_{10} - (7)_{10}$

$$(3)_{10} = (0011)_2, (7)_{10} = (0111)_2 \xrightarrow{\text{1's}} (1000)_2 = -(7)_{10}$$

$$\text{so, } (3)_{10} = 0011$$

$$-(7)_{10} = \begin{array}{r} 1000 \\ + \end{array}$$

(case 2)

$$\begin{array}{r} 0011 \\ + 1 \\ \hline 0100 \end{array}$$

$$\text{now } (1011)_2 \xrightarrow{\text{1's}} (0100)_2 = (4)_{10} \quad \text{so } (1011)_2 = -(4)_{10} \text{ is right ans}$$

* Case (-a-b)

→ here follow the same rules for EAC addition, but remember here the obtained result will always be negative. Hence to check the result always take the 1's complement of the result which will be a +ve value.

→ Be careful about no. of bit representation to be used

$$\text{eg: } -(7)_{10} - (3)_{10}$$

$$(7)_{10} = (00000111)_2 \xrightarrow{\text{1's}} (11111000)_2 = -(7)_{10}$$

$$(3)_{10} = (00001101)_2 \xrightarrow{\text{1's}} (11110010)_2 = -(3)_{10}$$

$$-(7)_{10} = 11111000$$

$$-(3)_{10} = 11110010$$

$$\begin{array}{r} \text{EAC rule} \\ \begin{array}{r} 1 \\ + \\ 11101010 \\ + 1 \\ \hline 11101011 \end{array} \end{array} \quad (\underline{\text{Ans}})$$

$$(11101011)_2 \xrightarrow{\text{1's}} (00010100)_2 = (20)_{10} = +\text{ve of value obtained}$$

2's Complement:

* Here also complement means the same, i.e., negative of the number taken.

* Rules: everything for logic part is same as that in 1's complement about the cases, except the fact that when an EAC is encountered it is not added rather ignored.

* Logic: 2's complement = 1's complement + 1, i.e., find 1's compl first and then add 1 to it.

: OR other method is scan or copy all bits from LSB till '1' appears and then make complements of the rest. bits.

$$\text{eg: } (7)_{10} - (3)_{10} :$$

$$(7)_{10} = (0111)_2, (3)_{10} = (0011)_2 \xrightarrow{\text{2's}} (1101)_2 = -(3)_{10}$$

$$(7)_{10} = 0111$$

$$\begin{array}{r} -(3)_{10} = 1101 \\ + \\ \hline 0100 \end{array}$$

$$\begin{array}{r} \text{EAC is ignored.} \\ \hline (0100)_2 = (4)_{10} \quad (\underline{\text{Ans}}) \end{array}$$

Eg: $(3)_{10} - (7)_{10}$

$$(3)_{10} = (0011)_2, (7)_{10} = (0111)_2 \xrightarrow{2's} (1001)_2 = -(7)_{10}$$

$$(3)_{10} = 0011$$

$$-(7)_{10} = \begin{array}{r} 1001 \\ 1100 \\ \hline \end{array} \text{(Ans)}$$

now $(1100)_2 \xrightarrow{2's} (0100)_2 = (4)_{10} = +ve \text{ value of answer}$
 so Ans is correct.

Eg: $-(7)_{10} - (3)_{10}$

$$(7)_{10} = (0111)_2 \xrightarrow{2's} (1001)_2 = -(7)_{10}, (3)_{10} = (0011)_2 \xrightarrow{2's} (1101)_2 = -(3)_{10}$$

$$\begin{array}{r} 1001 \\ 1101 \\ \hline 0110 \\ \hline (0110)_2 \text{ (Ans)} \end{array}$$

now $(0110)_2 \xrightarrow{2's} (1010)_2 = (10)_{10} = +ve \text{ of value obtained}$
 Hence ans is correct

Binary Codes:

- * Binary codes are simply the codes of numeric or alpha-numeric numbers in form of '0' and '1'.
- * It refers to forms of representing binary codes.

Weighted code

In such codes every bit-position has some weight or value

Non-weighted code

In such codes every bit-position doesn't possess any value or weight

- Eg: 8421-code
 : 5421-code
 : BCD-code

Eg: Grey code

: Excess-3 code.

Weighted Code:

8421 - Code

- * It means 4-bit representation of binary codes, i.e., from 0 to 15.
- * Leftmost side is MSB (value = 8) and rightmost side is LSB (value = 1)

Decimal No.

Binary Equivalent

	$B_3(8)$	$B_2(4)$	$B_1(2)$	$B_0(1)$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
:	:	:	:	:
15	1	1	1	1

5421 - code

- * It means 4-bit representation of binary codes from 0 to 12
- * Leftmost value = 5 = MSB, rightmost value = 1 = LSB

Decimal No.

Binary Equivalent

	$B_3(5)$	$B_2(4)$	$B_1(2)$	$B_0(1)$
0	0	0	0	0
1	0	0	0	1
:	:	:	:	:
12	1	1	1	1

BCD - Code (Binary Coded Decimal)

Here each digit of the decimal number is converted to its corresponding 4-bit representation binary code.

* So BCD means representation upto 9 from 0.

$$\text{Eg: } (73)_{10} = (\overset{0}{\cancel{1}} \overset{1}{\cancel{1}} \overset{1}{\cancel{1}} \overset{0}{\cancel{1}} \overset{1}{\cancel{1}})_{\text{BCD}}$$

BCD addition:

- add each digit in 4-bit code.
- If the number obtained in form of binary 4-bits exceeds 9 then to that particular digit add 6 (i.e., 0110)
- If EAC is generated in any digit then to that particular digit also add 6 (i.e., 0010).

$$\text{Eg: } \begin{array}{r} (76)_{10} = 0111 \quad 0110 \\ + (47)_{10} = 0100 \quad 0111 \\ \hline \end{array}$$

as we obtain
a carry so
add 6 more
but we have
already added 0

$$\begin{array}{r} 1100 \\ + 0110 \\ \hline 0010 \end{array}$$

As > 9 so add 6
 $0010 \quad 0010 \quad 0010$

$$\begin{array}{r} 1101 \\ + 0110 \\ \hline 0011 \end{array}$$

Q) Perform following BCD addition.

② $(36)_{10} + (93)_{10}$

$$(36)_{10} = \begin{array}{r} 0011 \\ 0110 \end{array}$$

$$(93)_{10} = \begin{array}{r} 1001 \\ 0011 \end{array}$$

$$\begin{array}{r} 1100 \\ + 0110 \\ \hline 0010 \end{array} \quad \begin{array}{r} 1001 \\ + 0011 \\ \hline 1001 \end{array}$$

$$ans: (0001$$

$$0010 \quad 1001)_2$$

③ $(175)_{10} + (437)_{10}$

$$(175)_{10} = \begin{array}{r} 0001 \\ 0111 \\ 0101 \end{array}$$

$$(437)_{10} = \begin{array}{r} 0100 \\ 0011 \\ 0111 \end{array}$$

$$\begin{array}{r} 0110 \\ + 1011 \\ \hline 0110 \end{array} \quad \begin{array}{r} 1100 \\ + 0110 \\ \hline 0010 \end{array}$$


$$ans: (0110 \quad 0001 \quad 0010)_2$$

Q: decimal no. with fractions are also done in same way.


Non-weighted Code

Gray Code:


- * It is not suitable for arithmetic operations like BCD, rather it is a cyclic code and each successive code differs in only one bit position only.
- * These are used in I/O devices, shaft encoders etc.



In form
of logic gates:




Gray to
Binary



$$\begin{aligned}B_3 &= G_3 \\B_2 &= B_3 \oplus G_2 \\B_1 &= B_2 \oplus G_1 \\B_0 &= B_1 \oplus G_0\end{aligned}$$

in 400M
of gate:



Eg: Binary = $(1001101)_2$

Gray = $(1101011)_2$

EXCESS THREE (xs-3) code :

- * It is a non-weighted BCD code, obtained by adding each decimal bit with '3' and then writing its corresponding BCD.
- * The vice-versa is done by subtracting 3(0011) from the xs-3, then converting the BCD to decimal.

Eg: $(17)_{10}$

$$\begin{array}{r} +3 \\ +3 \\ \hline (4 \ 10) \end{array} \longrightarrow (0100 \ 1010)_2 \text{ (Ans.)}$$

Addition:

- convert each into corresponding
- take individual 4-bit additions from R → L
- if EAC is generated then add 3(i.e., 0011) to it.
- if no EAC is generated then subtract 3(i.e., 0011) from it.
- When a new 4-bit is formed then also add 3 (i.e., 0011) to it.

$$\text{Eg: } (17)_{10} + (45)_{10}$$

$$(17)_{10} \xrightarrow{XS-3} (4 \ 10) \longrightarrow 0100 \quad 1010$$

$$(45)_{10} \xrightarrow{XS-3} (7 \ 8) \longrightarrow \begin{array}{r} 0111 \\ 1100 \\ -0011 \\ \hline 1000 \end{array}$$

$$\begin{array}{r} 1000 \\ 0010 \\ +0011 \\ \hline 0101 \end{array}$$

(AW)

here in right part an EAC was generated, so 3 was added to it whereas in left part 3 was subtracted because no EAC was generated.

$$\text{Eg: } (39)_{10} + (78)_{10}$$

$$(39)_{10} \xrightarrow{XS-3} (6 \ 12) \longrightarrow 0110 \quad 1000$$

$$(78)_{10} \xrightarrow{XS-3} (10 \ 11) \longrightarrow \begin{array}{r} 1010 \\ 0001 \\ 0011 \\ \hline 0100 \end{array}$$

$$\begin{array}{r} 1011 \\ 0001 \\ 0011 \\ +0011 \\ \hline 1010 \end{array}$$

(AW)

here as in leftmost part a new 4-bit occurred so 3 was again added to it.

BOOLEAN ALGEBRA

* Boolean algebra is a system of mathematical logic, i.e., used to represent any complex logic statement by a simpler boolean function.

* Logic operations used are: AND (\cdot) , OR ($+$) , NOT ($\bar{\cdot}$) , XOR (\oplus).

* Rules: $1 \cdot 0 = 0 \cdot 1 = 0$; $1 + 0 = 0 + 1 = 1$
 $\bar{0} = 1$; $\bar{1} = 0$; $\bar{\bar{1}} = 1$; $\bar{\bar{0}} = 0$.

* $\bar{\bar{X}} = X$ (complementation)

LHS		RHS
X	\bar{X}	$\bar{\bar{X}}$
1	0	1
0	1	0

$$\text{LHS} = \text{RHS}$$

* $1 + X = 1$

LHS		RHS
1	X	$1 + X$
1	1	1
1	0	1

$$\text{LHS} = \text{RHS}$$

* $X \cdot \bar{X} = 0$ (Negation law)

X	\bar{X}	$X \cdot \bar{X}$
1	0	0
0	1	0

$$\text{LHS} = 0 = \text{RHS}$$

* $X + X = X$

RHS		LHS
X	X	$X + X$
1	1	1
0	0	0

$$\text{LHS} = \text{RHS}$$

* $X \cdot X = X$

RHS		LHS
X	X	$X \cdot X$
1	1	1
0	0	0

$$\text{LHS} = \text{RHS}$$

AND laws:

4 AND laws are: $A \cdot 0 = 0$, $A \cdot 1 = A$, $A \cdot A = A$, and $A \cdot \bar{A} = 0$
 (Proofs can be found easily by T-T)

OR laws:

4 OR laws are: $A + 0 = A$, $A + 1 = 1$, $A + A = A$, $A + \bar{A} = 1$
 (Proofs are found by T-T)

Commutative laws:

2 commutative laws are: $A + B = B + A$ and $A \cdot B = B \cdot A$.

Associative laws

The two laws are: $A + (B + C) = (A + B) + C$ and $A \cdot (B \cdot C) = (A \cdot B) \cdot C$.

Idempotent law

2 laws are: $A \cdot A = A$ and $A + A = A$.

Distributive laws

The two distributive laws: $A + (B \cdot C) = (A + B) \cdot (A + C)$

$$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$$

(above can also be proved simply by drawing out T-T)

Absorption law:

The two absorption laws are:

$$(i) X + X \cdot Y = X$$

$$\text{Pf: LHS} = X + X \cdot Y = X \cdot (1 + Y) = X \cdot I = X = \text{RHS}$$

$$(ii) X \cdot (X + Y) = X$$

$$\text{Pf: LHS} = X \cdot (X + Y) = X \cdot X + X \cdot Y = X + X \cdot Y = X(1 + Y) = X \cdot I = X = \text{RHS}$$

$$\text{I: } 1 + A = A \text{ and } A \cdot 1 = A$$

$$\text{II: } 1 + A = 1 \text{ and } 1 - A = A$$

DeMorgan's laws

$$i) \overline{A + B} = \overline{A} \cdot \overline{B}$$

Pf

				LHS		RHS	
A	B	\overline{A}	\overline{B}	$A + B$	$\overline{A + B}$	$\overline{A} \cdot \overline{B}$	
0	0	1	1	0	1	1	
0	1	1	0	1	0	0	
1	0	0	1	1	0	0	
1	1	0	0	1	0	0	

$$\text{LHS} = \text{RHS}$$

(Proved)

$$ii) \overline{A \cdot B} = \overline{A} + \overline{B}$$

Pf

				LHS		RHS	
A	B	\overline{A}	\overline{B}	$A \cdot B$	$\overline{A \cdot B}$	$\overline{A} + \overline{B}$	
0	0	1	1	0	1	1	
0	1	1	0	0	1	1	
1	0	0	1	0	1	1	
1	1	0	0	1	0	0	

$$\text{LHS} = \text{RHS}$$

(Proved)

Q Solve: $\overline{X\bar{Y} + XYZ} + X(Y + X \cdot \bar{Y})$

Given: $\overline{X\bar{Y} + XYZ} + X(Y + X \cdot \bar{Y})$

$$= \overline{\overline{X\bar{Y}} \cdot \overline{XYZ} + (XY + X \cdot X \cdot \bar{Y})}$$

$\boxed{\text{DeMorgan's laws}}$
 $\overline{A+B} = \overline{A} \cdot \overline{B}$

$$= (\bar{X} + \bar{Y}) \cdot (\bar{X} + \bar{Y} + \bar{Z}) + (XY + X\bar{Y})$$

$\boxed{\text{DeMorgan's laws}}$
 $\overline{A \cdot B} = \overline{A} + \overline{B}$ & $A \cdot A = A$

$$= (\bar{X} + Y) \cdot (\bar{X} + \bar{Y} + \bar{Z}) + X(Y + \bar{Y})$$

$\boxed{\because \bar{\bar{A}} = A}$

$$= \overline{\bar{X}\bar{X} + \bar{X}\bar{Y} + \bar{X}\bar{Z} + Y\bar{X} + Y\bar{Y} + Y\bar{Z} + X \cdot 1}$$

$\boxed{\because A + \bar{A} = 1}$

$$= \overline{\bar{X} + \bar{X}\bar{Y} + \bar{X}\bar{Z} + Y\bar{X} + 0 + Y\bar{Z} + X}$$

$\boxed{\because A - A = A \text{ & } A \cdot 1 = A}$

$$= \overline{(X + \bar{X}) + X\bar{Y} + \bar{X}\bar{Z} + \bar{X}Y + Y\bar{Z}}$$

$\boxed{\because A + \bar{A} = 1}$

$$= \overline{1 + (X\bar{Y} + \bar{X}\bar{Z} + \bar{X}Y + Y\bar{Z})}$$

$\boxed{\because 1 + A = 1}$

$$= \overline{1} = 0$$

C.A.W

Any boolean expression can be expressed in a standard or canonical or expanded sum(OR) of products(AND) = SOP form or a standard or canonical or expanded product(AND) of sums(OR) POS form.

Sum Of Products (SOP)

- * In this form there are a number of product terms, each one of which contains all the variables of function either in complemented or non-complemented form, are summed together.
- * Each product term is called as a minterm, usually represented by 0s and 1s (1 for noncomplemented & 0 for complemented one)
- * Their decimal equivalent is expressed as a subscript of m , i.e., m_0, m_1, \dots etc.

$$\text{Ex: } f(A, B) = \bar{A} + A\bar{B}$$

$$= \bar{A}(B + \bar{B}) + A\bar{B}$$

$$= \bar{A}B + \bar{A}\bar{B} + A\bar{B}$$

$$= 01 + 00 + 11$$

$$= m_1 + m_0 + m_3$$

$$= \sum m(0, 1, 3)$$

(is the SOP form in variable state)

(SOP in binary state)

(SOP in decimal state)

(SOP in actual representation)

Convert to SOP form:

$$(i) f(A, B, C) = \bar{A}C + A\bar{B} + B\bar{C}$$

$$= \bar{A}(\bar{B} + B)C + A\bar{B}(C + \bar{C}) + (A + \bar{A})B\bar{C}$$

$$= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + AB\bar{C} + ABC + \bar{A}BC$$

$$= 011 + 001 + 101 + 100 + 110 + 010$$

$$= m_3 + m_1 + m_5 + m_4 + m_6 + m_2$$

$$\Rightarrow f(A, B, C) = \sum m(1, 2, 3, 4, 5, 6)$$

(Ans)

$$\begin{aligned}
 \text{(ii)} \quad f(A, B, C, D) &= \bar{A}CD + \bar{B}\bar{D} + A\bar{D} \\
 &= \bar{A}(B+\bar{B})CD + (A+\bar{A})B(C+\bar{C})\bar{D} + A(B+\bar{B})(C+\bar{C})D \\
 &= (\bar{A}B + \bar{A}\bar{B})CD + (AB + \bar{A}B)(C\bar{D} + \bar{C}\bar{D}) + (AB + A\bar{B})(C\bar{D} + \bar{C}D) \\
 &= \bar{A}BCD + \bar{A}\bar{B}CD + A\bar{B}C\bar{D} + AB\bar{C}\bar{D} + \bar{A}BC\bar{D} + \bar{A}\bar{B}C\bar{D} + \\
 &\quad \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} \\
 &= 0111 + 0011 + 1110 + 1100 + 0110 + 0100 + 1000 + 1010 \\
 &= m_7 + m_3 + m_{14} + m_{12} + m_6 + m_4 + m_8 + m_{10}
 \end{aligned}$$

$$\Rightarrow f(A, B, C, D) = \sum m(0, 2, 3, 7, 8, 10, 12, 14)$$

$$\begin{aligned}
 \text{(iii)} \quad f(A, B, C, D) &= BC\bar{D} + A\bar{B}\bar{C} + \bar{C}\bar{B} + \bar{D} \\
 &= (A+\bar{A})B\bar{C}\bar{D} + A(B+\bar{B})\bar{C}\bar{D} + (A+\bar{A})\bar{B}C(D+\bar{D}) + (A+\bar{A})(B+\bar{B})(C+\bar{C})\bar{D} \\
 &= ABC\bar{D} + \bar{A}BC\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + (\bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C})(D+\bar{D}) + \\
 &\quad (AB + \bar{A}\bar{B} + \bar{A}B + A\bar{B})(C\bar{D} + \bar{C}\bar{D}) \\
 &= ABC\bar{D} + \bar{A}BC\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + \\
 &\quad ABC\bar{D} + A\bar{B}\bar{C}\bar{D} + \bar{A}BC\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}BC\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} \\
 &= 1100 + 0100 + 1000 + 1001 + 0000 + 0000 + 1110 + 0010 + 0110 + \\
 &\quad 1010 \\
 &= m_{12} + m_4 + m_8 + m_9 + m_1 + m_0 + m_{14} + m_2 + m_6 + m_{10}
 \end{aligned}$$

$$\Rightarrow f(A, B, C, D) = \sum m(0, 1, 2, 4, 6, 8, 9, 10, 12, 14)$$

Product Of Sum (POS):

- * It is the standard form in which a number of sum terms, each one of which contains all variables of the function either in complemented or non-complemented form, are multiplied together.
- * Each sum term is called as maxterm, usually represented in 0s and 1s (non-complemented is 0 and complemented is 1).
- * The decimal equivalent is expressed as a subscript of M, i.e., M₀, M₁, M₂, ... etc.
- * First step : convert expression to SOP form
- * Second step : replace '•' with '+' & vice-versa in obtained SOP.

$$\begin{aligned}
 \text{Q: } f(A, B) &= A + AB \\
 &= \bar{A}(B + \bar{B}) + AB \\
 &= \bar{A}B + \bar{A}\bar{B} + AB \quad (\text{sop form}) \\
 &= (\bar{A} + B) \cdot (\bar{A} + \bar{B}) \cdot (A + B) \quad (\text{pos form algebraic}) \\
 &= M_2 \cdot M_3 \cdot M_0 \\
 \Rightarrow f(A, B) &= \overline{M_2 \cdot M_3 \cdot M_0} \quad (\text{Ans.})
 \end{aligned}$$

Karnaugh Map

- * It is a systematic method of simplifying Boolean expression
- * It is a chart or a graph, composed of an arrangement of adjacent cells, each representing a particular combination of variables in sum or product form.
- * If there are 'n' variables then there are 2^n squares.
- * The binary numbers given on the squares are in gray codes.

$n=2$

$$\text{Total no. of squares} = 2^2 = 4$$

	A	B	
		(B)	
		0 1	
(A)	0	00 (AB)	01 (A'B)
		0 1	
(A)	1	10 (A'B)	11 (AB)
		2 3	

Gray codes.

$n=3$

$$\text{Total no. of squares} = 2^3 = 8$$

	A	B	C	
		(B'C)	(B'C')	(BC)
		00	01	11
(A)	0	000 (ABC)	001 (AB'C)	011 (ABC')
		0 1		3
(A)	1	100 (A'B'C)	101 (ABC)	111 (ABC')
		4 5		7
		6 7		6

		C	C'
	AB	0 1	
	(AB)	00	001
		0 1	
	(AB)	01	011
		2 3	
	(AB)	11	111
		6 7	
	(A'B)	10	101
		4 5	

$n=4$

$$\text{Total no. of squares} = 2^4 = 16$$

	A	B	C	D	
			(C'D)	(CD)	(CD')
			00	10	10
(A'B)	00	0000 (AB'CD)	0001 (AB'CD')	0011 (ABC'D)	0010 (ABC'D')
		0 1		3	2
(A'B)	01	0100 (AB'CD)	0101 (AB'CD')	0111 (ABC'D)	0110 (ABC'D')
		4 5		7	6
(A'B)	11	1100 (AB'CD)	1101 (AB'CD')	1111 (ABC'D)	1110 (ABC'D')
		12 13		15	14
(A'B)	10	1000 (AB'CD)	1001 (AB'CD')	1011 (ABC'D)	1010 (ABC'D')
		8 9		11	10

representing an expression in a K-map and loops of K-map:

- * convert into SOP form first.
- * in the K-map put '1' only at those places where the expression of SOP obtained matches with the squares of K-map.
- * then find loops either in vertical or horizontal manner with number of squares of form 2, 4, 8, 16, 32, etc.
- * for every loop obtained, find the common in the squares of that loop and then assign that value to the loop.
- * finally add all the loop expressions which represents the actual function taken.

Eg: $f(A, B) = 0 = \sum m(0)$

⇒ 2 variable K-map ⇒ 4 squares

	A	B	(\bar{A})	(B)
			0	1
	(\bar{A})	0	0	0
	(A)	1	0	0

no loops $\Rightarrow f(A, B) = 0$

i) Solve using K-map:

i). $f(A, B) = 1, = \sum m(0, 1, 2, 3)$

	A	B	(\bar{A})	(B)
			0	1
	(\bar{A})	0	1	1

	A	B	(\bar{A})	(B)
			0	1
	(A)	1	1	1

These all square boxes are given 1.

$\therefore f(A, B) = L_1 = 1$

ii) $f(A, B) = A$

$$= A(B + \bar{B}) = AB + A\bar{B} = \sum m(2, 3)$$


	A	B	(\bar{A})	(B)
			0	1
	(\bar{A})	0	0	1

	A	B	(\bar{A})	(B)
			0	1
	(A)	1	1	1

As A is common to both the squares.


$\therefore f(A, B) = L_1 = A$

$$\text{iii) } f(A, B) = A + B = A(\bar{B} + \bar{B}) + B(A + \bar{A}) \\ = A\bar{B} + A\bar{B} + A\bar{B} = \sum m(1, 2, 3)$$




$$\therefore f(A, B) = L_1 + L_2 = A + B$$

$$\text{iv) } f(A, B, C) = ABC + A\bar{B}C + A\bar{B}\bar{C} = \sum m(4, 5, 7)$$



here 1st go for higher number of loops. then lower ones, i.e., 4 > 8 > 5 > 2.

$$\text{v) } f(A, B, C) = \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + ABC \\ = \sum m(3, 5, 6, 7)$$



$$\therefore f(A, B, C) = L_1 + L_2 + L_3$$


$$\Rightarrow \boxed{f(A, B, C) = B + AC + AB}$$

(Ans)

Solve by using K-map and then draw the expression in terms of basic logic gates.


$$f(A, B, C, D) = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + A\bar{B}\bar{C}\bar{D} + A\bar{B}CD + ABCD$$

$$= \sum m(0, 1, 10, 11, 15)$$




$$\therefore f(A, B, C) = L_1 + L_2 + L_3$$

$$\Rightarrow f(A, B, C) = \bar{A}\bar{B}\bar{C} + A\bar{C}D + A\bar{B}C$$



Solve using K-map: $f(A, B, C, D) = \sum m(1, 4, 6, 11, 9, 15)$




Q Solve using K-Map with $f(A, B, C, D) = \sum m(2, 3, 6, 7, 10, 11, 14, 15)$

$AB\backslash CD$	$(C\bar{D})$ 00	$(\bar{C}D)$ 01	(CD) 11	$(\bar{C}\bar{D})$ 10
$(\bar{A}\bar{B})$ 00	0	1	1	1
(AB) 01	4	5	7	6
(AB) 11	12	13	15	14
$(A\bar{B})$ 10	8	9	11	10

$$\therefore f(A, B, C, D) = C$$

Q Solve $f(A, B, C, D) = \sum m(0, 1, 4, 5, 12, 13, 8, 9, 2, 6, 14)$ and then design the minimised function using only NOR gate.

$AB\backslash CD$	$(\bar{C}\bar{D})$ 00	$(\bar{C}D)$ 01	(CD) 11	$(C\bar{D})$ 10
$(\bar{A}\bar{B})$ 00	1	0	1	3
(AB) 01	1	4	5	7
(AB) 11	1	12	13	15
$(A\bar{B})$ 10	1	1	1	1



Conversions are

$$L_3 = B\bar{D} = \overline{\bar{B} + D}$$


$$L_2 = \bar{A}\bar{D} = \overline{A + D}$$

$$E_1 = \bar{C} = \overline{C + C}$$

Combinational Logic Circuits


Combinational logic ckt.

- * It is a logic circuit in which the output at any instant depends upon the input present at that instant only.
 - * It doesn't depend upon the previous input or past output.
 - * So, it doesn't require any memory element to store the previous input or past output.
- Ex: Half-Adder, Full-Adder, Half-Subtractor, Full-Subtractor, Binary parallel Adder circuit, Multiplexers, Demultiplexers.




Sequential logic Circuit

- * It is a logic circuit in which output at any instant not only depends upon the present input at that instant, but also depends on previous input or past output.
 - * It acquires a memory element to store the previous input as well as past output.
 - * So, it is a combination of combinational logic circuit and a memory element.
- Ex: Flip-flop, Shift Registers, counters.



Half Adder (H.A.)




- * It has two inputs and two outputs.
- * It performs binary addition.

Truth Table


Inputs		Outputs	
X	Y	S	C ₀
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\begin{aligned} S &= \bar{x}y + x\bar{y} = x \oplus y \\ C_0 &= xy \end{aligned}$$

- * logic gate representation:



Full Adder



- * There are 3 inputs and 2 outputs.
- * It also performs binary addition.

Taut Table

X	Y	Z	S	C ₀
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\therefore S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}Z + XY\bar{Z}$$


$$\Rightarrow [S = A \oplus B \oplus C]$$

$$C_0 = \bar{X}YZ + X\bar{Y}Z + XY\bar{Z} + XYZ$$

$$= (\bar{X}YZ + XYZ) + (\bar{X}Y\bar{Z} + XY\bar{Z}) + (X\bar{Y}Z + XYZ)$$

$$\Rightarrow [C_0 = XY + YZ + XZ]$$


* logic gate representation is:



nb


$$\begin{aligned}
 A \oplus B \oplus C &= (\bar{A}B + \bar{B}A) \oplus C = (\bar{A}B + A\bar{B}) \cdot \bar{C} + (\bar{A}\bar{B} + A\bar{B}) \cdot C \\
 &= \bar{A}B\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B} \cdot \bar{A}\bar{B} \cdot C = \bar{A}B\bar{C} + A\bar{B}\bar{C} + (A \oplus B)(\bar{A} + B) \cdot C \\
 &= \bar{A}B\bar{C} + A\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC
 \end{aligned}$$

* Full Adder using Half Adder



$$\begin{aligned}
 S_1 &= X \oplus Y, \quad S = X \oplus Y \oplus Z, \quad C_1 = XY, \quad C_2 = (X \oplus Y) \cdot Z = XZ + YZ, \quad C_0 = C_1 + C_2 \\
 &\Rightarrow C_0 = XY + YZ + ZX
 \end{aligned}$$

Half Subtractor:



- * It takes 2 inputs and gives 2 outputs.
- * It performs binary subtraction.


Truth Table

Input	Output
X . Y	B . B̄
0 . 0	0 . 0
0 . 1	1 . 1
1 . 0	1 . 0
1 . 1	0 . 0


$$\therefore D = \bar{X}Y + X\bar{Y} = X \oplus Y$$

$$B = \bar{X}Y$$

- * logic gate representation is:



Full Subtractor



- * There are 3 inputs and 2 outputs.
- * It performs binary subtraction.

Truth Table

X	Y	Z	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\therefore D = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}Z + XY\bar{Z}$$

$$\Rightarrow D = X \oplus Y \oplus Z$$


$$B = \bar{X}YZ + \bar{X}Y\bar{Z} + \bar{X}YZ + XYZ$$

$$= (\bar{X}YZ + XYZ) + (\bar{X}Y\bar{Z} + \bar{X}YZ)$$

$$= (\bar{X}Y + XY)Z + \bar{X}Y$$

$$\Rightarrow B = \bar{X}Y + \bar{X} \oplus Y \cdot Z$$


* logic gate representation.




Binary Parallel Adder Ckt.

* A binary full adder can add two one-bit binary numbers and a carry in. So extending this concept we can add two n-bit binary numbers with 'n' full adders and in such the 1st carry in, i.e., at the least significant stage, is grounded.


Eg: 4 bit binary parallel Adder ckt.





(4-bit Binary Parallel adder (Ckt.))

It can be represented as



Excess 3 addition

Let excess 3 A = $A_3 \quad A_2 \quad A_1 \quad A_0$

excess 3 B = $B_3 \quad B_2 \quad B_1 \quad B_0$

$$(+) \quad \underline{\underline{S_3 \quad S_2 \quad S_1 \quad S_0}}$$


case 1 if $C_3 = 1$ then to $(S_3 S_2 S_1 S_0)_2$, $(0011)_2$ will be added.

case 2 if $C_3 = 0$ then to $(S_3 S_2 S_1 S_0)_2$, $(0011)_2$ will be subtracted, i.e., its 2's form = $(1101)_2$ will be added.

so analysing $(0011)_2$ and $(1101)_2$ in respective cases
in any of cases we need to add. $\bar{C}_3 \bar{C}_3 C_3 \bar{C}_{in}$

$$C_2 \quad S_1 \quad C_0 \quad (C_{in}=0)$$

$$\begin{array}{r} S_3 \quad S_2 \quad S_1 \quad S_0 \\ + \quad \bar{C}_3 \quad \bar{C}_2 \quad C_3 \quad C_{in} \\ \hline C \quad S_3 \quad S_2 \quad S_1 \quad S_0 \end{array}$$



BCD Addition

$$\begin{array}{r} \text{BCD of } A = \quad A_3 \quad A_2 \quad A_1 \quad A_0 \\ \text{BCD of } B = \quad B_3 \quad B_2 \quad B_1 \quad B_0 \\ \hline C_4 \quad S_3 \quad S_2 \quad S_1 \quad S_0 \end{array} \quad (C_{in}=0)$$

The range of $(S_3 S_2 S_1 S_0)_2$ for which addition of $(0110)_2$ is required to $(S_3 S_2 S_1 S_0)_2$ is from $(10)_{10}$ to $(18)_{10}$.


C ₄	S ₃	S ₂	S ₁	S ₀	decimal
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15
0	0	0	0	0	16
0	0	0	0	1	17
1	0	0	1	0	18

As we require to add $0\ 1\ 1\ 0 = 0\ 1\ 0\ 0\ 0$ (say)

analysing the table $C_0 = G_1 + S_3 \cdot (S_2 + S_1)$

\therefore next addition is

$$\begin{array}{r} & S_3 & S_2 & S_1 & S_0 \\ & 0 & 0 & C_0 & 0 \\ \hline C & S_3 & S_2 & S_1 & S_0 \end{array}$$



Multiplexers (data selectors)

- * Multiplexing means sharing,
- * Multiplexers (MUX) or data selectors is a logic circuit that accepts several data inputs and allows only one of them at a time to get through the output.
- * The process from input to output is controlled by SELECT inputs or the SELECT lines (or called as ADDRESS inputs)



* A multiplexer acts like a digitally controlled multi-position switch, i.e., it selects one of the N -inputs and transmits to the output (called as multiplexing).


nb if ' N ' is no. of inputs then ' n ' is no. of select lines such that $N = 2^n$.

2:1 MUX


no. of inputs = 2 = $2^1 \Rightarrow$ no. of select lines = 1

$$\begin{array}{ccccc} S & I_1 & I_0 & Y \\ 0 & 0 & 1 & \frac{Y}{I_0} = \bar{S} I_0 \\ 1 & 1 & 0 & I_1 = S I_1 \end{array}$$

$$\therefore Y = \bar{S} I_0 + S I_1$$



In logic gates, we can represent it as




4:1 MUX


$\therefore N = 4 \Rightarrow n = 2$

$$\begin{array}{ccccccc} S_1 & S_0 & I_3 & I_2 & I_1 & I_0 & Y \\ 0 & 0 & 0 & 0 & 0 & 1 & \frac{Y}{I_0} = \bar{S}_1 \bar{S}_0 I_0 \\ 0 & 1 & 0 & 0 & 1 & 0 & I_1 = \bar{S}_1 S_0 I_1 \\ 1 & 0 & 0 & 1 & 0 & 0 & I_2 = S_1 \bar{S}_0 I_2 \\ 1 & 1 & 1 & 0 & 0 & 0 & I_3 = S_1 S_0 I_3 \end{array}$$

$$\therefore Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



logic gate representation




8:1 MUX

$$N = 8 = 2^3 \Rightarrow n = 3$$

S_2	S_1	S_0	I_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	$\frac{Y}{I_0} = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0$
0	0	0	0	0	0	0	0	0	0	1	$I_1 = \bar{S}_2 \bar{S}_1 S_0 I_1$
0	0	1	0	0	0	0	0	0	1	0	$I_2 = \bar{S}_2 S_1 \bar{S}_0 I_2$
0	1	0	0	0	0	0	0	1	0	0	$I_3 = \bar{S}_2 S_1 S_0 I_3$
0	1	1	0	0	0	0	1	0	0	0	$I_4 = S_2 \bar{S}_1 \bar{S}_0 I_4$
1	0	1	0	0	1	0	0	0	0	0	$I_5 = S_2 \bar{S}_1 S_0 I_5$
1	1	0	0	1	0	0	0	0	0	0	$I_6 = S_2 S_1 \bar{S}_0 I_6$
1	1	1	0	0	0	0	0	0	0	0	$I_7 = S_2 S_1 S_0 I_7$


$$\therefore Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + \\ S_2 \bar{S}_1 S_0 I_5 + S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7$$




In similar fashion, the logic diagram can be drawn.

Q: Design the following:


① 4:1 MUX using 2:1 MUX




② 8:1 MUX using 4:1 MUX and 2:1 MUX.



③ 16:1 MUX using 8:1 MUX




④ 16:1 MUX using 4:1 MUX




Demultiplexers:

- * These are just reverse of multiplexers, i.e., data distributors.
- * There is only one input and there are several number of outputs. And select lines control the output flow.
- * Here if no. of outputs = $N = 2^n$ then 'n' is no. of select lines.




1:2 DEMUX




S_0	$\frac{I}{0}$	$\frac{Y_0}{I}$	$\frac{Y_1}{0}$	$\therefore Y_0 = \bar{S}_0 I$
1	I	0	I	$Y_1 = S_0 I$

\therefore on logic gates:




1:4 DEMUX




S_0	S_1	I	$\frac{Y_0}{0}$	$\frac{Y_1}{0}$	$\frac{Y_2}{0}$	$\frac{Y_3}{0}$
0	0	I	0	0	0	I
0	1	I	0	0	I	0
1	0	I	0	I	0	0
1	1	I	I	0	0	0

$$\begin{aligned} S_0, \quad & Y_0 = \bar{S}_0 \bar{S}_1 I, \quad Y_1 = \bar{S}_0 S_1 I \\ & Y_2 = S_0 \bar{S}_1 I, \quad Y_3 = S_0 S_1 I \end{aligned}$$

In form of logic gates:




1 : 8 DEMUX



<u>S₀</u>	<u>S₁</u>	<u>S₂</u>	<u>I</u>	<u>Y₇</u>	<u>Y₆</u>	<u>Y₅</u>	<u>Y₄</u>	<u>Y₃</u>	<u>Y₂</u>	<u>Y₁</u>	<u>Y₀</u>
0	0	0	I	0	0	0	0	0	0	0	I
0	0	1	I	0	0	0	0	0	0	I	0
0	1	0	I	0	0	0	0	0	I	0	0
0	1	1	I	0	0	0	0	I	0	0	0
1	0	0	I	0	0	0	I	0	0	0	0
1	0	1	I	0	0	I	0	0	0	0	0
1	1	0	I	0	I	0	0	0	0	0	0
1	1	1	I	I	0	0	0	0	0	0	0

$$Y_0 = \bar{S}_0 \bar{S}_1 \bar{S}_2 I, \quad Y_1 = \bar{S}_0 \bar{S}_1 S_2 I, \quad Y_2 = \bar{S}_0 S_1 \bar{S}_2 I, \quad Y_3 = \bar{S}_0 S_1 S_2 I$$


$$Y_4 = S_0 \bar{S}_1 \bar{S}_2 I, \quad Y_5 = S_0 \bar{S}_1 S_2 I, \quad Y_6 = S_0 S_1 \bar{S}_2 I, \quad Y_7 = S_0 S_1 S_2 I$$



Expressing Boolean Functions using MUX


- First find the minterms of the expression given.
- Then if ~~any~~ MUX can be used then directly analyse the no. of minterms given, respectively choose the MUX type. Then directly put 1 to the minterm inputs and then 0 to the remaining. The select lines are the variables.
- If any particular MUX is given then accordingly (परीक्षा) then take N columns and two rows. Columns (I_0, I_1, \dots, I_{N-1}) and rows (A and \bar{A}). Follow the following rules:
 - ① if both minterms in a column are circled \Rightarrow take it 1.
 - ② if both minterms in a column are not circled \Rightarrow take it 0.
 - ③ if only upper row's minterm is circled \Rightarrow take it as \bar{A}
 - ④ if only lower row's minterm is circled \Rightarrow take it as A
- Finally take the rest variables as the select lines.

Eg: Design $f(A, B, C) = \sum_m(0, 1, 3, 5, 6)$ using any suitable MUX.




Eg: Design $f(A, B, C, D) = \sum_m(0, 1, 3, 5, 6, 10, 13)$ using 8:1 MUX.

BCD		I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
A	\bar{A}	0	1	2	3	4	5	6	7
\bar{A}	A	8	9	10	11	12	13	14	15
		\bar{A}	A	\bar{A}	A	\bar{A}	A	\bar{A}	O



Q Design using 4:1 MUX for $f(A, B, C) = \sum m(0, 1, 3, 5, 6)$

$\bar{A} \bar{B} \bar{C}$	I_0	I_1	I_2	I_3
\bar{A}	0	1	2	3
A	4	5	6	7




Applications of MUX

- (i) Data routing
- (ii) Logic function generator
- (iii) Parallel to series converter
- (iv) Control sequences.

Decoders:

* A decoder is a logic circuit that converts an N-bit binary input code M output lines such that only one output line is activated for each one of the possible combinations of inputs.



3 Line to 8 line Decoder


* It is a decoder with three inputs and eight outputs.

Inputs

B_2	B_1	B_0	D_0	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

$$\therefore D_0 = \bar{B}_2 \bar{B}_1 \bar{B}_0, D_1 = \bar{B}_2 \bar{B}_1 B_0, D_2 = \bar{B}_2 B_1 \bar{B}_0, D_3 = \bar{B}_2 B_1 B_0$$


$$D_4 = B_2 \bar{B}_1 \bar{B}_0, D_5 = B_2 \bar{B}_1 B_0, D_6 = B_2 B_1 \bar{B}_0, D_7 = B_2 B_1 B_0$$



* This is nothing but the binary to octal converter

FLIP-FLOPS



- * It is a type of sequential logic circuit, which acts basically as a memory element, made up of assembly of logic gates.
- * It stores one bit of data at a time (either 0 or 1)
- * It acts as a bi-stable multivibrator, i.e., it can remain in either of states.
- * A flip-flop can have many inputs but two outputs.



- * Flip flop always refers to state of normal output, i.e., Q . So when $Q=1 \Rightarrow$ flip flop is said to be HIGH or SET state and when $Q=0 \Rightarrow$ flip flop is said to be LOW or RESET state.
- * Flip flop is the name as it switches between possible output states.
- * Synchronous: if a clock pulse is applied to a flip flop then it is recognized as synchronous or clocked flip flop.
- * Asynchronous: if no clock pulse is applied to a flip flop then it's called asynchronous or unclocked flip-flop.
- * Latch: it is used for certain flip flops which are non-clocked. as they latch on to a 1 or 0 immediately upon receiving the input pulse SET or RESET.

S-R LATCH

- * It is the simplest flip flop called as SET-RESET latch, which has two inputs S and R.




Truth table

S	R	Q	Q ₀	Comment
0	0	Q ₀	-	No Change
0	1	0	-	RESET
1	0	1	-	SET
1	1	-	-	Forbidden undesired state

Q_0 = state of flip flop output before applying inputs.

NOR Gate SR Latch:

Two cross-coupled NOR gates.



Assume initially
 $Q = 0$ and
 $\bar{Q} = 1$


The truth table is:

S	R	Q	\bar{Q}	
0	0	0	1	→ No change
0	1	0	1	→ RESET (as $Q=0$)
1	0	1	0	→ SET (as $Q=1$)
1	1	0	0	→ Prohibited

* It is called as active HIGH SR latch, because no change state is when S & R are at 0 and either of the inputs are made high to transfer the state.

NAND GATE SR LATCH

* Two cross-coupled NAND gates can be used to obtain an active LOW SR latch.




Assume initially
 $Q = 0$ and $\bar{Q} = 1$

The truth table is:

S	R	Q	\bar{Q}	
0	0	1	1	→ Prohibited
0	1	1	0	→ SET (as $Q=1$)
1	0	0	1	→ RESET (as $Q=0$)
1	1	0	1	→ No change

* It is called active LOW because no change cond'n comes when $S=R=1$ and to transit to SET or RESET either of the inputs is made low (0).

* An active HIGH SR latch is also possible with NAND gate but only with inverted inputs.




initially assume
 $Q = 0, \bar{Q} = 1$

The truth table:

S	R	Q	\bar{Q}	
0	0	0	1	→ No change
0	1	0	1	→ RESET
1	0	1	0	→ SET
1	1	0	1	→ forbidden.

Clock Pulse:


* Transition between two states '0' and '1' where each state has a certain time limit, i.e., T_{ON} while at '1' and T_{OFF} while at '0'; is called a clock pulse.



* Total time period, $T = T_{ON} + T_{OFF}$ $\boxed{0 \rightarrow 0 \rightarrow 1 \rightarrow 1 \rightarrow 0}$

The duty cycle,

$$D = \frac{T_{ON}}{T_{ON} + T_{OFF}}$$




sequence of clock pulses called as 'clock trains'.

* $\overrightarrow{\quad}$ or $\overleftarrow{\quad}$ represents trig edge triggering and $\overrightarrow{\quad}$ represents trig edge triggering.

S-R Flip-Flop (Edge Triggered)


* Logic symbol for -ve edge triggered flip-flop and corresponding truth table is:



Initially $Q=0, \bar{Q}=1$					
Clock	S	R	Q	\bar{Q}	
↑	0	0	0	1	→ No change
↑	0	1	0	1	→ RESET
↑	1	0	1	0	→ SET
↑	1	1	0	0	→ forbidden


* The S & R inputs are called as synchronous control inputs because they affect the output only upon triggering. and without clock, S & R are useless.

* The -ve edge triggered flip-flop (SR) is as shown



Initially $Q=0, \bar{Q}=1$					
Clock	S	R	Q	\bar{Q}	
↓	0	0	0	1	→ No change
↓	0	1	0	1	→ RESET
↓	1	0	1	0	→ SET
↓	1	1	0	0	→ forbidden

Using NOR:




Initially
 $Q=0, \bar{Q}=1$

clk	S	R	Q	\bar{Q}	
↑	0	0	0	1	→ No change
↑	0	1	0	1	→ RESET
↑	1	0	1	0	→ SET
↑	1	1	0	0	→ forbidden
↓	-	-	-	-	→ (no change of state)

whenever clock is triggered - i.e., no change occurs to state.

Using NAND:



CLOCK	S	R	Q	\bar{Q}	
\uparrow	0	0	0	1	→ No change
\uparrow	0	1	0	1	→ RESET
\uparrow	1	0	1	0	→ SET
\uparrow	1	1	0	1	→ forbidden
\downarrow	-	-	-	-	→ (no change in state)

* So the characteristic/state table of SR flip-flop can be found with inputs Q_{n-1} (previous state), S and R, Q output Q_n (state).

characteristic table

Q_{n-1}	S	R	Q_n
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Q_{n-1}	00	01	11	10
0	0	1	X	1
1	1	0	X	0

$$Q_n = S + \bar{R} Q_{n-1}$$

* from the characteristic table, the excitation table can be drawn with inputs (Q_{n-1} and Q_n), and outputs S and R.

excitation table

Q_{n-1}	Q_n	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



Similarly drawing separate K-maps we obtain

$$\begin{aligned} S &= Q_n \\ R &= \bar{Q}_n \end{aligned}$$


Gated D-Latch and D-Flip Flop (Edge triggered)

- * In many applications of SR Latch, the input combinations $S=R=1$ and $S=R=0$ are never needed, then S and R always complement each other.
- * Hence we can have a single input D (for Data) and device is called as D-latch.
- * Just like the D-latch, the D-Flip flop is obtained from SR flip-flop by just putting one inverter between S & R terminal.

* Symbol



* The circuit




Truth table

<u>CLK</u>	<u>D</u>	<u>Q_n</u>	
↓	X	Q_{n-1}	(no change)
↑	0	0	(RESET)
↑	1	1	(SET)

* Characteristic/State Table


<u>Q_{n-1}</u>	<u>D</u>	<u>Q_n</u>
0	0	0
0	1	1
1	0	0
1	1	1



$\therefore Q_n = D$ (Characteristic equation)

Excitation table

Q_{n-1}	Q_n	D
0	0	0
0	1	1
1	0	0
1	1	1




So $D = Q_n$ (excitation equation)


* Negative edge triggered flip flop also operates in same way as positive edge triggered, except the change of state takes place at negative going edge of clock pulse.

Edge Triggered J-K Flip-Flop:


- * It is very versatile and also most widely used.
- * Its functioning is same as SR FlipFlop except the fact that here we don't get any invalid state.
- * The requirements are $S = J\bar{Q}_n$ and $R = KQ_n$, so the circuit is



Symbol



or




* Truth table

Clock	J	K	Q_n	\bar{Q}_n	
↓	X	X	Q_{n-1}	\bar{Q}_{n-1}	(No change)
↑	0	0	Q_{n-1}	\bar{Q}_{n-1}	(No change)
↑	0	1	0	1	(SET)
↑	1	0	1	0	(RESET)
↑	1	1	\bar{Q}_{n-1}	Q_{n-1}	(Toggle : complement of previous state)

* Characteristic table / static table

Q_{n-1}	J	K	Q_n
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



$$\therefore [Q_n = \bar{Q}_{n-1} J + Q_{n-1} \bar{K}] \quad (\text{Characteristic equation})$$



nb: It can also be done with sequence (J, K, Q_{n-1}) as inputs, however resultant equation will remain the same.

* excitation table

Q_{n-1}	Q_n	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

→ don't care

similarly drawing K-maps.




$$\therefore [J = Q_n]$$

$$[K = \bar{Q}_n]$$

(excitation equations)


* The reduced circuitry can be:





Edge Triggered T-Flip Flop

- * It is a single control input, labelled T for toggle.
- * It is obtained by simply short circuiting the J and K inputs of a JK flip flop.
- * In this case whenever T is low(0) then there is no change but when T is high(1), the output toggles, i.e., we get the complement of previous state.

* The circuit



* Symbol:



* Truth table

Clock ↓	T	$\underline{Q_n}$	$\underline{\bar{Q}_n}$	
↑	0	$\underline{Q_{n-1}}$	$\underline{\bar{Q}_{n-1}}$	(No change)
↑	1	$\underline{\bar{Q}_{n-1}}$	$\underline{Q_{n-1}}$	(No change)
↑	1	$\underline{Q_{n-1}}$	$\underline{\bar{Q}_{n-1}}$	(Toggle)

* Characteristic Table

$\underline{Q_{n-1}}$	T	$\underline{Q_n}$
0	0	0
0	1	1
1	0	1
1	1	0

$\underline{Q_{n-1}}$	T	$\underline{Q_n}$
0	0	0
1	1	1

$$\underline{Q_n} = \underline{Q_{n-1}} T + \underline{Q_{n-1}} \bar{T}$$

$$\Rightarrow \underline{Q_n} = \underline{Q_{n-1}} \oplus T$$

(Characteristic eqn)

* Excitation Table

$\underline{Q_{n-1}}$	$\underline{Q_n}$	T
0	0	0
0	1	1
1	0	1
1	1	0

$\underline{Q_{n-1}}$	$\underline{Q_n}$	T
0	0	0
1	1	1

$$\therefore T = \underline{Q_{n-1}} \underline{Q_n} + \underline{Q_n} \bar{Q_{n-1}}$$

$$\Rightarrow T = \underline{Q_{n-1}} \oplus \underline{Q_n}$$

(excitation equation)

Conversion Of Flip-Flops

* To convert one type flip-flop into another type, a combinational circuit is designed such that if inputs of required FF are fed as input to combinational ckt, and resulting output is fed as input to actual FF, then output finally obtained is similar to output of required flip flop.

SR to D

Truth table of D-flip flop and excitation of SR flip flop.


Q_{n-1}	D	Q_n
0	0	0
0	1	1
1	0	0
1	1	1

Q_{n-1}	Q_n	<u>S : R</u>
0	0	0 X
0	1	1 0
1	0	0 1
1	1	X 0


for the conversion we'll consider D as input & SR as output

Inputs		outputs	
Q_{n-1}	D	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	1	0


from
truth
table } from
excitation
table



$$S = D$$



$$R = \bar{D}$$



Required
combinational
circuit

SR to JK

Truth table of JK flip flop and excitation table of SR

Q_{n-1}	J	K	Q_n
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Q_{n-1}	Q_n	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Ques. consider JK as input and SR as output


Inputs			Outputs	
Q_{n-1}	J	K	Q_n	S R
0	0	0	0	0 X
0	0	1	0	0 X
0	1	0	1	1 0
0	1	1	1	1 0
1	0	0	1	X 0
1	0	1	0	0 1
1	1	0	1	X 0
1	1	1	0	0 1

Q_{n-1}	JK	00	01	10	11
0		0	1	3	2
1	X	4	5	7	X

$$S = \bar{Q}_{n-1} J$$

Q_{n-1}	JK	00	01	10	11
0		X	X	1	3
1	X	4	5	7	6

$$R = Q_{n-1} K$$



JK to D:

Truth table of D flip-flop & excitation table of JK


Q_{n-1}	D	Q_n
0	0	0
0	1	1
1	0	0
1	1	1

J	K
0	x
0	1
1	x
x	1
x	0


Q_{n-1}	Q_n	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

input as \bar{D} and output as JK.


Q_{n-1}	D	Q_n	J	K
0	0	0	0	x
0	1	1	1	x
1	0	0	x	1
1	1	1	x	0



$$J = D$$



$$K = \bar{D}$$



JK to T




Truth table for T flip-flop & excitation table of JK

Q_{n-1}	T	Q_n
0	0	0
0	1	1
1	0	1
1	1	0

Q_{n-1}	Q_n	J	K
0	0	0	x
0	1	1	x
1	0	x	0
1	1	x	0

We take T side as input and JK as output

Q_{n-1}	T	Q_n	J	K
0	0	0	0	X
0	1	1	1	X
1	0	1	X	0
1	1	0	X	1



T to JK

Truth table of JK and


excitation table of T

Q_{n-1}	J	K	Q_n
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0


Q_{n-1}	Q_n	T
0	0	0
0	1	1
1	0	0
1	1	1

taking JK as inputs at T as outputs

Q_{n-1}	J	K	Q_n	T
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1



$$T = \bar{Q}_{n+1}K + Q_{n+1}J$$



Counters

- * A digital counter is a set of flip-flops (FFs) whose state changes in response to pulses applied at the input to the counter.
- * A counter is used to count pulses, because the flip flops are interconnected such that their combined state at any time is the total number of pulses that have occurred upto that time.
- * It can also be used as a frequency divider to obtain waveforms with frequencies that are specific fractions of clock frequency.
- * Other uses:
 - timing functions as in digital watches
 - to create time displays
 - to produce non-sequential binary counts
 - to generate pulse trains
 - to act as frequency counters.

counter types


Asynchronous counters
(Ripple counters)

Synchronous Counters

- * A counter may be an up-counter or a down-counter. The up-counter counts in upward direction, i.e., 0, 1, 2, ..., N. But the down-counter counts in downward direction, i.e., N, N-1, N-2, ..., 1, 0.
- * Each count is called as 'state' of counter. The no. of states through which the counter passes before returning to the starting state is called the 'modulus' of the counter.
- modulus = no. of distinct states that the counter counts.
including zero. that counter can store.
- * The LSB of any counter is that bit which changes most often. In ripple counters, the LSB is the Q output of the flip flops to which external clock is applied.

Asynchronous Counters:

4-bit binary counters: (Up)



* As edge triggering is -ve so whenever clock pulse is given, the 1st output Q_1 changes from pre. state and accordingly its consecutive outputs also change, i.e., Q_1 will change only if its pre-flipflop's output toggles from 1 to 0.

* Eg: Q_3 will change if Q_1 changes from 1 to 0.

* This change happens so because given triggering is -ve.

* In this way the series of flipflops counts the number of counts of clock pulse in up direction from 0 to 15.

Q_0	Q_1	Q_2	Q_3	CLK	Initial state
0	0	0	0	0th	
0	0	0	1	1st	
0	0	1	0	2nd	
0	0	1	1	3rd	
0	1	0	0	4th	
0	1	0	1	5th	
0	1	1	0	6th	
0	1	1	1	7th	
1	0	0	0	8th	
1	0	0	1	9th	
1	0	1	0	10th	
1	0	1	1	11th	
1	1	0	0	12th	
1	1	0	1	13th	
1	1	1	0	14th	
1	1	1	1	15th	

- * After 15th clock when we apply 16th clock pulse, we see all bits change and the system moves to initial state again, i.e., to (00.00).
- * It is called as MOD16 asynchronous counter or MOD16 ripple counter.

MOD-3 ripple counter (up)


- * Here mod 3 speaks that counter will count only 3 clock pulses, i.e., 0th, 1st and 2nd; so the design needs a bit of modification.
- * $3 < 4 = 2^2$ so 2 flip flops are required.

Q_B	Q_A	clk
0	0	0 th
0	1	1 st
1	0	2 nd
1	1	3 rd

→ here we need (0 0) not (1 1)
so needs to be eliminated.
→ To eliminate, we see both Q_A and Q_B are high in 3rd state which needs to be changed, so both are passed to a NAND gate which goes to CLEAR terminal of both the flipflops.

* So design is (LSB)

(MSB)




- * Work of clear-terminal is that whenever it receives '0' as input then it resets the flip flop to '0' from present state.
- * Rest logic is same as 4-bit ripple counter or MOD16 ripple counter.
- * When the 3rd clock applied here, then it counts (0 0 0). and hence, the counting goes to 0, then 1 and 2 and then again 0 and 1 and so on..

MOD 5 ripple counter (UP)

- * So a counter needs to be designed which counts upto 4th clockpulse, i.e., 5 clock pulses.
- * As $5 < 2^3$ so 3 flip flops to be used.

<u>Q</u>	<u>Q_B</u>	<u>Q_A</u>	<u>CLK</u>
0	0	0	0 th
0	0	1	1 st
0	1	0	2 nd
0	1	1	3 rd
1	0	0	4 th
<u>1</u>	<u>0</u>	<u>1</u>	<u>5th</u>

→ This need to be (0 0 0), so as we see Q_A and Q_B are high here so needs to given through NAND to clear terminals of flipflop A & C.



nb Similarly we can design MOD 6, MOD 9, MOD 10, MOD 12 & MOD 14

Design of Down Counters

- * It is counters where counting starts from the topmost value that can be counted. e.g.: MOD 3 down counter will 1st count 2 then 1 then 0 then 2 then 1 and so on.
- * Design of down counter involves a slight change than that of its up counter version.
- * In down counter, clock pulse applied is +ve edge triggered and the 2nd flip flop onwards use the clockpulse coming from complemented output of its previous flip flop.
E.g.: flip flop B will have a clock pulse from \bar{Q}_A and flip flop C from \bar{Q}_B and so on.


3 bit down counter:

* 3 bits means $\text{mod } 8$, i.e., 3 flip flops.

\bar{Q}_c	\bar{Q}_b	\bar{Q}_a	<u>CLK</u>
1	1	1	0 th
1	1	0	1 st
1	0	1	2 nd
1	0	0	3 rd
0	1	1	4 th
0	1	0	5 th
0	0	1	6 th
0	0	0	7 th


{ Here toggle of states involve just the opposite as that in case of the down counters, because here a +ve edge trigger is given.

* from 8th clockpulse we will be again getting (111) which is the initial state.



4 bit down counter:

- * Very similar to 3 bit down counter, it also counts in downward direction, i.e., here it counts from 15 to 0.
- * Logic is same as 3 bit down ripple counter.
- * As it is 4 bit, so no. of flip flops = 4.



Synchronous Counters

- * In synchronous counters each flip flop is supplied with individual clock pulses and the same clock pulse that is given to the 1st flip flop.
- * The problem with asynchronous flip flops is that it cannot operate properly at high clock frequencies and they are also very slow because all FFs are interdependent.
- * This is overcome in synchronous or parallel counters.

Steps to design:

- 1st draw excitation table of chosen flip flop type to be used.
- Draw a table with Present state, Next state for flip flop then for each FF-parameter write down values using excitation table.
- Draw K-maps for FF-parameters in the table considering inputs to be the Present state and then find equations for each.
- From that equations design the flip flop.

* In general we use JK-FF.

MOD 8 / 3-bit synchronous counter (UP)

* Excitation table of JK flip flop.

<u>Q_n</u>	<u>Q_{n+1}</u>	<u>J</u>	<u>K</u>
0	0	0	X
0	1	1	X
1	0	*	1
1	1	X	0

* State tables:

Present State			Next State			<u>J_A</u>	<u>K_A</u>	<u>J_B</u>	<u>K_B</u>	<u>J_C</u>	<u>K_C</u>
<u>Q_2</u>	<u>Q_1</u>	<u>Q_0</u>	<u>Q_2</u>	<u>Q_1</u>	<u>Q_0</u>						
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	-1

J_C

<u>$Q_2 Q_1 Q_0$</u>	00	01	11	10	
<u>Q_2</u>	0	0	1	(1) ₃	₂
	1	X ₄	X ₅	(X) ₇	X ₆

$J_C = Q_2 Q_0$

J_E

<u>$Q_2 Q_1 Q_0$</u>	00	01	11	10	
<u>Q_2</u>	0	X	X	(X) ₃	₂
	1	y ₄	s ₅	1 ₇	t ₆

$J_E = Q_2 Q_0$

<u>J_A</u>			
Q_0	Q_1	Q_2	Q_3
0	0	1	X
1	1	X	X

$Q_4 = Q_A$

$[J_A = Q_A]$

<u>K_B</u>			
Q_0	Q_1	Q_2	Q_3
X	X	1	0
X	X	1	0

$Q_4 = Q_B$

$[K_B = Q_A]$

<u>J_B</u>			
Q_0	Q_1	Q_2	Q_3
0	1	X	1
1	X	X	1

$Q_4 = 1$


$[J_B = 1]$

<u>K_A</u>			
Q_0	Q_1	Q_2	Q_3
X	1	1	X
X	1	1	X

$Q_4 = 1$

$[K_A = 1]$

* JKC design is



DECADE / MOD 10 Synchronous Counters

* same JK to be used. and as $10 < 2^4 \Rightarrow 4$ FF to be used.

* states tables:

Present State				Next State				J_D	K_D	J_C	K_C	J_B	K_B	J_A	K_A		
Q_0	Q_1	Q_2	Q_3	Q_0	Q_1	Q_2	Q_3										
0	0	0	0	0	0	0	1	0	X	0	X	0	X	0	X	1	X
0	0	0	1	0	0	1	0	0	X	0	X	1	X			X	1
0	0	1	0	0	0	1	1	0	X	0	X			X	0	1	X
0	0	1	1	0	1	0	0	0	X	1	X			X	1	X	1
0	1	0	0	0	1	0	1	0	X	X	0			0	X	1	X
0	1	0	0	0	1	0	1	0	X	X	0			0	X	1	X
0	1	0	1	0	1	1	0	0	X	X	0			0	X	X	1
0	1	1	0	0	1	1	1	0	X	X	0			0	X	1	X
0	1	1	1	1	0	0	0	1	X	X	1			X	1	X	1
1	0	0	0	1	0	0	1	X	0	X	0			0	X	1	X
1	0	0	1	0	0	0	0	X	1	X	0			0	X	X	1

* for rest of the states, i.e. from (1010) to (1111) , put all inputs of FFs to be X (don't care)

$\overline{Q_B} \overline{Q_A}$	J_D			
	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄
10	X ₈	X ₉	X ₁₁	X ₁₀

$J_D = Q_B Q_A$

$\overline{Q_B} \overline{Q_A}$	K_D			
	00	01	11	10
00	0	X	X	X
01	X	4	5	6
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄
10	8	9	11	X ₁₀

$K_D = Q_A$


$\overline{Q_B} \overline{Q_A}$	J_C			
	00	01	11	10
00	0	1	3	2
01	X ₄	X ₅	X ₇	X ₆
11	X	X	X	X
10	8	9	X ₁₁	X ₁₀

$J_C = Q_A$

and proceeding similarly we will obtain:

$$K_C = Q_B Q_A, J_B = \overline{Q}_B \overline{Q}_C Q_A, J_E = Q_A, J_H = K_A = 1$$

* So the design is:




Similarly MOD 6, MOD 7, MOD 9, MOD 12 and MOD 14 can be designed.

Asynchronous up/down counter:

- * An asynchronous counter that can count in both upward and downward direction is called up/down asynchronous counter.
- * There are two extra inputs called CU (Control Up) and CD (Control Down) with the relation $CU = \overline{CD}$.
- * When $CU=1$, the counter counts upward direction and when $CU=0 \Rightarrow CD=1$, the counter counts downward direction.

Eg 3-bit up-down counter (asynchronous & -ve edge triggered)



nb: for the edge triggering just put them (CU & CD) in opposite places.

Synchronous up/down counter

* In this case, let $M=CD$ so, $\bar{M}=\overline{CD}$. When $M=1$ it will count upward and when $M=0$, it will count downward.

* 1st table needs to be drawn then, K-maps, then the design.


Eg: 3 bit. up/down synchronous counter (-ve edge triggered)

Present State	<u>M</u>	Next State			<u>J_c</u>	<u>K_c</u>	<u>J_b</u>	<u>K_b</u>	<u>J_a</u>	<u>K_a</u>
		<u>Q_c</u>	<u>Q_b</u>	<u>Q_a</u>						
0 0 0	0	1	1	1	1	x	1	x	1	x
0 0 0	1	0	0	1	0	x	0	x	1	x
0 0 1	0	0	0	0	0	x	0	x	x	1
0 0 1	1	0	1	0	0	x	1	x	x	1
0 1 0	0	0	0	1	0	x	x	1	1	x
0 1 0	1	0	1	1	0	x	x	0	1	x
0 1 1	0	0	1	0	0	x	x	0	x	1
0 1 1	1	1	0	0	1	x	x	1	x	1
1 0 0	0	0	1	1	x	1	1	x	1	x
1 0 0	1	1	0	1	x	0	0	x	1	x
1 0 1	0	1	0	0	x	0	0	x	x	1
1 0 1	1	1	1	0	x	0	1	x	x	1
1 1 0	0	1	0	1	x	0	x	1	1	x
1 1 0	1	1	1	1	x	0	x	0	1	x
1 1 1	0	1	1	0	x	0	x	0	x	1
1 1 1	1	0	0	0	x	1	x	1	x	1

from K-maps we obtain : $J_C = \bar{Q}_B \bar{Q}_A \bar{M} + Q_B Q_A M = \bar{Q}_B$;

$J_B = K_B = \bar{Q}_A \bar{M} + Q_A M$; $J_A = K_A = 1$.

so design is




Ring Counters

* This is the simplest shift register counter of the form of serial in - serial out type.


* There is a simple structure arrangement of FFs as in shift registers, but just that the last output is connected to the 1st FF's input.

e.g.: 3-bit ring counter.



state tables


	Q_C	Q_B	Q_A	$\frac{clk}{}$
0	0	0	1	0 th
1	0	1	0	1 st
2	0	0	0	2 nd
3	1	0	0	3 rd



* An n-bit ring counter has only n-states to count


TWISTED RING COUNTERS:

- * It is otherwise called as Johnson counter or switch fail ring counter.
- * Its feedback is exactly same as that of the ring counters, except that the last output's inversion goes to the input of 1st FF.
- * Eg: 3bit twisted ring counter.



State table

Q _C	Q _A	Q _B	CLK
0	0	0	0 th
0	0	1	1 st
0	1	1	2 nd
1	1	1	3 rd
1	1	0	4 th
1	0	0	5 th
0	0	0	6 th



* An n-bit twisted ring counter can count 2^n distinct states.