Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Dec. 5, 14:00

Student ID:

Student Name:


APR Results

1. Fill in the blanks below.

| Design Stage | Description | Value | |
|--------------|--|-----------|--|
| P&R | Number of DRC violations (ex: 0) | 0 | |
| | (Verify -> Verify Geometry) | | |
| | Number of LVS violations (ex: 0) | 0 | |
| | (Verify -> Verify Connectivity) | 0 | |
| | Die Area (um²) | 489062.43 | |
| | Core Area (um²) | 290445.51 | |
| Post-layout | Clock Period for Post-layout Simulation (ex. 10ns) | 10ns | |
| Simulation | Clock refloct for rost-layout Sillidiation (ex. 10lls) | | |
| | E T. | | |
| (If not, | From TA | | |

Questions and Discussion

1. Attach the snapshot of CCOpt Clock Tree Debugger result (5%).



2. Attach the snapshot of DRC and LVS checking after routing. (5%)

```
*** Starting Verity DRC (MEM: 2879.0) ***
 VERIFY DRC ..... Starting Verification VERIFY DRC ..... Initializing
 VERIFY DRC ..... Deleting Existing Violations
 VERIFY DRC ..... Creating Sub-Areas
 VERIFY DRC ..... Using new threading
 VERIFY DRC ..... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 16
 VERIFY DRC ..... Sub-Area: 1 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 16
VERIFY DRC ..... Sub-Area: 2 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {353.600 0.000 550.400 176.800} 3 of 16
 VERIFY DRC ..... Sub-Area : 3 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {530.400 0.000 699.200 176.800} 4 of 16
 VERIFY DRC ..... Sub-Area : 4 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {0.000 176.800 176.800 353.600} 5 of 16
 VERIFY DRC ..... Sub-Area : 5 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 5 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 6 complete 0 Viols.

VERIFY DRC ..... Sub-Area : 6 complete 0 Viols.

VERIFY DRC ..... Sub-Area : {353.600 176.800 530.400 353.600} 7 of 16
 VERIFY DRC ..... Sub-Area : 7 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {530.400 176.800 699.200 353.600} 8 of 16
 VERIFY DRC ..... Sub-Area : 8 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {0.000 353.600 176.800 530.400} 9 of 16
 VERIFY DRC ..... Sub-Area : 9 complete 0 Viols.

VERIFY DRC ..... Sub-Area: {176.800 353.600 530.400} 10 of 16

VERIFY DRC ..... Sub-Area : 10 complete 0 Viols.

VERIFY DRC ..... Sub-Area : {353.600 353.600 530.400 530.400} 11 of 16
 VERIFY DRC ..... Sub-Area : 11 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {530.400 353.600 699.200 530.400} 12 of 16
 VERIFY DRC ..... Sub-Area : 12 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {0.000 530.400 176.800 699.460} 13 of 16
 VERIFY DRC ..... Sub-Area: 13 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {176.800 530.400 353.600 699.460} 14 of 16
VERIFY DRC ..... Sub-Area: 14 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {353.600 530.400 699.460} 15 of 16
 VERIFY DRC ..... Sub-Area : 15 complete 0 Viols.
 VERIFY DRC ..... Sub-Area: {530.400 530.400 699.200 699.460} 16 of 16
 VERIFY DRC ..... Sub-Area : 16 complete 0 Viols.
 Verification Complete : 0 Viols.
*** End Verify DRC (CPU: 0:00:01.1 ELAPSED TIME: 1.00 MEM: 257.1M) ***
```

```
****** End: VERIFY CONNECTIVITY ******

Verification Complete : 0 Viols. 0 Wrngs.

(CPU Time: 0:00:00.3 MEM: 0.000M)
```

3. Attach the snapshot of the timing report for **setup time and hold time** with no timing violation (post-route). (5%)

| thing violation (post route). (570) | | | | | | | | | | |
|---|------------------------------------|----------------------------|-------------------------|-------------------------|----------------------------|----------------------------------|--------------------------------|-----------------------------|--|--|
| optDesign Final SI Timing Summary | | | | | | | | | | |
| Setup views include av_func_mode_max Hold views include av_func_mode_max | | | | | | | | | | |
| Setup mode | | all | + reg2reg | | in2reg | reg2out | in2out | default | | |
| WNS (r TNS (r Violating Pat | ns): ths: | 0.060 0.000 0 649 | 0.0 | 242 900 9 | 0.060 0.000 0 427 | 1.328 0.000 0 16 | N/A N/A N/A N/A | 0.000 0.000 0 | | |
| + | + | | + | | + | + | + | ++ | | |
| Hold mode | ! | all | reg2 | 2reg | in2reg | reg2out | in2out | default | | |
| WNS (r TNS (r Violating Pat | ns): ths: | 0.769 0.000 0 649 | 0.769 0.000 0 | | 2.812 0.000 0 427 | 3.124 0.000 0 | N/A N/A N/A N/A | 0.000 | | |
| + | | | | | | | | | | |
| DRVs | Real | | | | | Total | | | | |
| | Nr nets(terms) | | | Worst Vio | | Nr nets(terms) | | | | |
| max_cap max_tran max_fanout max_length | x_tran 0 (0) x_fanout 0 (0) | | | 0.000 0.000 0 | | 0 (0) 0 (0) 0 (0) 0 (0) | | | | |
| , | | | | | | | | | | |

4. Show the critical path after post-route optimization. What is the path type? (10%) (The slack of the critical path should match the smallest slack in the timing report)

```
_/CK
leading edge of 'i_clk'
Beginpoint: i_in_valid
Path Groups: {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time
                               0.500
                               0.253
  Setup
  Phase Shift
                               5.000
+ CPPR Adjustment
                               0.000
= Required Time
                               5.247
  Arrival Time
                               5.187
  Slack Time
                               0.060
     Clock Rise Edge
                                         0.000
                                         2.500
0.500
     + Input Delay
       Network Insertion Delay
     = Beginpoint Arrival Time
                                         3.000
            Instance
                                Arc
                                             Cell
                                                      Delay
                                                              Arrival |
                                                                        Required
                                                               Time
                                                                         Time
                             i_in_valid v
                                                                3.000
                                                                           3.060
       U3330
                            B v -> Y v
                                           AND2X2
                                                      0.182
                                                                3.182
                                                                           3.242
       U1688
                            AN v -> Y v
                                           NAND2BX1
                                                      0.181
                                                                3.363
                                                                           3.423
                            A0 V -> Y ^
                                           A0I22X1
                                                                3.501
                                                                           3.561
       U3354
                                                      0.138
                            AN ^ -> Y ^
       FE_RC_212_0
                                           NOR2BX1
                                                      0.179
                                                                3.680
                                                                           3.740
       FE_RC_211_0
U3053
                            B ^ -> Y v
                                                      0.144
                                           NAND3X1
                                                                3.824
                                                                           3.884
                            C v -> Y ^
                                           NAND3X2
                                                      0.158
                                                                3.982
                                                                           4.042
                            A ^ -> Y V
                                                                          4.114
       U1493
                                           INVX3
                                                      0.071
                                                                4.054
       U2115
                            A0 v -> Y ^
                                           0AI211X1
                                                      0.176
                                                                4.229
                                                                           4.289
       U1679
                            B ^ -> Y ^
                                                      0.244
                                           OR2X1
                                                                4.473
                                                                           4.533
                                                      0.151
                                                                4.625
                                                                          4.685
       U1683
                            Α
                                           INVX1
                                                      0.279
       U1954
                            B v -> Y v
                                           0R2X1
                                                                4.904
                                                                           4.964
                                                                           5.125
                                           AND2X2
                                                      0.161
       U1956
                            A v -> Y v
                                                                5.065
                            C0 v -> Y
                                           0AI211X1
                                                      0.122
                                                                5.187
                                                                           5.247
       U1957
                            D ^
                                                                5.187
       o_out_data_r_reg_2_
                                           DFFRX1
                                                      0.000
                                                                           5.247
```

5. Attach the snapshot of GDS stream out messages. (10%)

```
Scanning GDS file library/gds/tsmc13gfsg_fram.gds to register cell name .....
Scanning GDS file library/gds/tpz013g3_v1.1.gds to register cell name .....
Scanning GDS file sram_lib/sram_256x8.gds to register cell name .....
Scanning GDS file sram_lib/sram_512x8.gds to register cell name .....
Scanning GDS file sram_lib/sram_4096x8.gds to register cell name .....
Merging GDS file library/gds/tsmc13gfsg_fram.gds .....

******* Merge file: library/gds/tsmc13gfsg_fram.gds has version number: 5.

******* Merge file: library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.

******* unit scaling factor = 1 *******
                                               ***** unit scaling factor = 1 *****
Merging GDS file library/gds/tpz013g3_v1.1.gds .....

****** Merge file: library/gds/tpz013g3_v1.1.gds has version number: 5.

****** Merge file: library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.

******* Merge file: library/gds/tpz013g3_v1.1.gds has units: 1000 per micron.

******* Merging GDS file sram_lib/sram_256x8.gds has version number: 5.

******* Merge file: sram_lib/sram_256x8.gds has units: 1000 per micron.

******* Merge file: sram_lib/sram_256x8.gds has units: 1000 per micron.
****** Merge file: sram_lib/sram_256x8.gds has units: 1000 per micron.

****** unit scaling factor = 1 ******

Merging GDS file sram_lib/sram_512x8.gds .....

****** Merge file: sram_lib/sram_512x8.gds has version number: 5.

****** Merge file: sram_lib/sram_512x8.gds has units: 1000 per micron.

****** unit scaling factor = 1 ******

Merging GDS file sram_lib/sram_4096x8.gds .....


****** Merge file: sram_lib/sram_4096x8.gds has version number: 5.

****** Merge file: sram_lib/sram_4096x8.gds has units: 1000 per micron.

******* Merge file: sram_lib/sram_4096x8.gds has units: 1000 per micron.
 ****** unit scaling factor = 1 ******
######Streamout is finished!
```

6. Attach the snapshot of the final area result. (5%)

7. Attach the snapshot of your final layout **after adding core filler**. (Remember to switch to **Physical view** and make Pin Shapes visible) (10%)



8. What is your strategy for floorplanning (especially for placing the SRAMs)? What is the reason behind it? (10%)