

## Computer-Aided VLSI System Design

### Lab5: Innovus Lab (1/3)

TA: 朱怡蓁 r10943012@ntu.edu.tw

#### Data Preparation

---

1. Extract data from the folder **Innovus\_Lab**.

2. The extracted directory contains

- **design\_data**
  - A. CHIP.v
  - B. CHIP.ioc
  - C. CHIP.sdc
  - D. CHIP\_scan\_ideal.sdc
- **celtic**
  - A. fast.cdB
  - B. slow.cdB
- **tsmc13\_8lm.cl**
  - A. icecaps\_8lm.tch
- **gds**
  - A. tsmc13gfsg\_fram.gds
  - B. tpz013g3\_v2.0.gds
- **lef**
  - A. tsmc13fsg\_8lm\_cic.lef
  - B. tpz013g3\_8lm\_cic.lef
  - C. RF2SH64x16.vclef
  - D. antenna\_8.lef
- **lib**
  - A. slow.lib
  - B. fast.lib
  - C. tpz013g3wc.lib
  - D. tpz013g3lt.lib
  - E. RF2SH64x16\_slow\_syn.lib
  - F. RF2SH64x16\_fast@0C\_syn.lib
- streamOut.map
- tsmc013.capTbl
- mmmc.view
- addIoFiller\_tpz.cmd

## Introduction


---

In this lab, you will learn how to use Innovus to run the APR flow, and generate the required data for demonstration.

## Data Preparation (Library)

---

1. Copy libraries to the folder **Innovus\_Lab**.
  - 1.1 % **unzip Innovus\_Lab.zip**
  - 1.2 % **cd Innovus\_Lab**
2. Start Innovus: (change the directory to **Innovus\_Lab**)
  - 2.1 % **innovus** (remember **do not use background execution**)
  - 2.2 Fail to open Innovus:  
% **source /usr/cad/innovus/CIC/license.cshrc**  
% **source innovus.cshrc**
3. Design Import
  - 3.1 **File** → **Import Design...**
  - 3.2 Verilog
    - Files: **design\_data/CHIP.v**
    - Top Cell: ◆ By User: **CHIP**
  - 3.3 Technology/Physical Libraries
    - LEF Files: **library/lef/tsmc13fsg\_8lm\_cic.lef (must be in first order)**  
**library/lef/tpz013g3\_8lm\_cic.lef**  
**library/lef/RF2SH64x16.vclef**  
**library/lef/antenna\_8.lef**
  - 3.4 Floorplan
    - IO Assignment Files: **design\_data/CHIP.ioc**
  - 3.5 Power
    - Power Nets: **VDD**
    - Ground Nets: **VSS**
  - 3.6 Multi-Mode-Multi-Corner
    - MMMC View Definition File: **mmmc.view**
  - 3.7 Save current settings:
    - Click **Save...** button
    - File name: **CHIP.conf**
    - Click **OK** button




## Global Net Connect

1. Open **Power** → **Connect Global Nets...**
2. Add all VDD pins to Connection List:
  - Connect ♦ Pin ♦ Pin Name(s): **VDD**
  - Scope ♦ **Apply All**
  - To Global Nets: **VDD**
  - Click **Add to List** button
3. Add all VDD nets to Connection List:
  - Connect ♦ Net Basename: **VDD**
  - Scope ♦ **Apply All**
  - To Global Nets: **VDD**
  - Click **Add to List** button
4. Add all Tie High pins to Connection List:
  - Connect ♦ **Tie High**
  - Scope ♦ **Apply All**
  - To Global Nets: **VDD**
  - Click **Add to List** button
5. Add all VSS pins to Connection List:
  - Connect ♦ Pin ♦ Pin Name(s): **VSS**

Skip step 4 and step 7 here.  
We will add tie high and tie low cells later.

- Scope ♦ **Apply All**
  - To Global Nets: **VSS**
  - Click **Add to List** button
6. Add all VSS nets to Connection List:
- Connect ♦ Net Basename: **VSS**
  - Scope ♦ **Apply All**
  - To Global Nets: **VSS**
  - Click **Add to List** button
7. Add all Tie Low pins to Connection List:
- Connect ♦ **Tie Low**
  - Scope ♦ **Apply All**
  - To Global Nets: **VSS**
  - Click **Add to List** button



8. Apply the connection list and check:
- Click **Apply** button
  - Click **Check** button
  - Click **Cancel** button

```
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_5 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_5 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_4 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_4 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_3 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_3 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_2 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_2 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_1 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_1 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_0 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S43/S5_reg_0 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/ST_MAL_i0/S17_reg is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/ST_MAL_i0/S17_reg is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/ST_MAL_i0/S16_reg is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/ST_MAL_i0/S16_reg is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/Finish_reg is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/Finish_reg is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/S20_reg_1 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/S20_reg_1 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/S20_reg_0 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/S20_reg_0 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/State_reg_0 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/State_reg_0 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/State_reg_1 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/State_reg_1 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/State_reg_2 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/State_reg_2 is not connect to global special net.
Warning: term SN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/State_reg_3 is not connect to global special net.
Warning: term RN of inst DCT/tposemem/Bisted_RF2SH64x16/BistCtrl_i0/S44/State_reg_3 is not connect to global special net.
```

## 9. Save file

- Open *File* → *Save Design...*
- Choose ◆ Innovus
- File Name: **DBS/init**
- Click  button

```
Generated self-contained design init.dat
#% End save design ... (date=11/20 22:08:02, to
*** Message Summary: 0 warning(s), 0 error(s)
```

## 10. Restore file

- Open *File* → *Restore Design...*
- Choose ◆ Innovus
- Restore Design File: **DBS/init**

## 11. Set process node

- innovus #> **setDesignMode -process 130**

## Specifying Scan Chain


1. innovus #> **specifyScanChain scan1 -start ipad\_SCAN\_IN/C -stop opad\_SCAN\_OUT/I**
2. innovus #> **scanTrace**

```
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0):
Successfully traced 1 scan chain (total 1574 scan bits).
*** Scan Sanity Check Summary:
*** 1 scan chain passed sanity check.
```


## Floorplan


1. Open *Floorplan* → *Specify Floorplan...*
2. Specify core size:

- Ratio (H/W): Set any as your wish
  - Core Utilization: Set any as your wish
3. Specify core margin:
- Core to IO Boundary
- Core to Left: **80**  
 Core to Right: **80**  
 Core to Top: **80**  
 Core to Bottom: **80**
4. Click **OK** button



## Plan Design


1. Change to **floorplan** view 
2. Open **Floorplan** → **Automatic Floorplan** → **Plan Design...**
3. Click **OK** button
4. Set **Visible** to Cell/Pin Shapes in color control



## Edit Halo

1. Open **Floorplan** → **Edit Floorplan** → **Edit Halo...**


2. Choose **◆ All Blocks**
3. Add/Update Halo
  - Top: **30 um**
  - Bottom: **30 um**
  - Left: **30 um**
  - Right: **30 um**
4. Click **OK** button
5. Save file
  - Open **File** → **Save Design...**
  - Choose **◆ Innovus**
  - File Name: **DBS/floorplan**



## Checkpoints

---

1. Take a snapshot after floorplan.



2. **Due Tuesday, Nov. 14, 19:00**
3. Submit to NTU COOL in pdf format.


## Appendix 1: Multi-Mode-Multi-Corner

4. Open **File** → **Import Design...**
5. Press **Create Analysis Configuration ...**
6. Click **Library Sets** and include the max and min delay library:
  - Max delay  
Name: **lib\_max**  
(containing the worst-cast conditions for setup-time analysis)  
Timing Library:  
**slow.lib, tpz013g3wc.lib, RF2SH64x16\_slow\_syn.lib**  
SI Library: **slow.cdB**
  - Min delay  
Name: **lib\_min**  
(containing the best-cast conditions for hold-time analysis)  
Timing Library:  
**fast.lib, tpz013g3lt.lib, RF2SH64x16\_fast@0C\_syn.lib**  
SI Library: **fast.cdB**
7. Click **RC Corners** to include the RC corner library:
  - Name: **RC\_corner**
  - Cap Table: **tsmc013.capTbl**



- QRC Technology File: **icecaps\_8lm.tch**
- 8. Click **Delay Corners** and create max and min delay constraints:
  - Max delay  
Name: **Delay\_Corner\_max**  
RC Corner: **RC\_Corner**  
Library Set: **lib\_max**
  - Min delay  
Name: **Delay\_Corner\_min**  
RC Corner: **RC\_Corner**  
Library Set: **lib\_min**
- 9. Click **Constraints Mode** and create a function mode/scan mode:
  - Function mode  
Name: **func\_mode**  
SDC Constraint Files: **CHIP.sdc**
  - Scan mode  
Name: **scan\_mode**  
SDC Constraint Files: **CHIP\_scan\_ideal.sdc**
- 10. Click **Analysis Views** to create max and min delay analysis
  - Max delay (function mode)  
Name: **av\_func\_mode\_max**  
Constraint Mode: **func\_mode**  
Delay Corner: **Delay\_Corner\_max**
  - Min delay (function mode)  
Name: **av\_func\_mode\_min**  
Constraint Mode: **func\_mode**  
Delay Corner: **Delay\_Corner\_min**
  - Max delay (scan mode)  
Name: **av\_scan\_mode\_max**  
Constraint Mode: **scan\_mode**  
Delay Corner: **Delay\_Corner\_max**
  - Min delay (scan mode)  
Name: **av\_scan\_mode\_min**  
Constraint Mode: **scan\_mode**  
Delay Corner: **Delay\_Corner\_min**
- 11. Click **Setup Analysis View** and specify the max analysis mode
  - Choose: **av\_func\_mode\_max, av\_scan\_mode\_max**
- 12. Click **Hold Analysis View** and specify the min analysis mode
  - Choose: **av\_func\_mode\_min, av\_scan\_mode\_min**

### 13. Save as “**mmmc.view**”



## Appendix 2: Generate CHIP.ioc

### 1. Open **File** → **Save** → **I/O File...**

- Save IO ◆ sequence
- To File: **CHIP.ioc**
- ◆ Generate template IO File
- Click **OK** button

Do after Import Design

### 2. Open **File** → **Load** → **I/O File...**

- Choose **CHIP.ioc**
- Click **Open** button