

---

# HVD-1

---

## HDMI VIDEO DIVIDER VER 1.0

**Engineer:**

*Cassandra* CHOW

**Instructors:**

*Lukas* VAN GINNEKEN

*Jeremy* THOMAS

*Christopher* THERIAULT

DigiPen Institute of Technology  
Department of Computer Engineering  
ECE 310L, Fall 2014  
Revision: 1.0

# Contents

<b>1</b>	<b>Abstract</b>	<b>2</b>
<b>2</b>	<b>Introduction</b>	<b>2</b>
<b>3</b>	<b>End User Application</b>	<b>3</b>
<b>4</b>	<b>Systems Design</b>	<b>4</b>
4.1	FPGA Platform . . . . .	4
4.2	HDMI Interface . . . . .	5
4.3	Communications . . . . .	5
4.4	PCB Integration . . . . .	7
4.5	Block Diagram . . . . .	8
<b>5</b>	<b>Results</b>	<b>8</b>
5.1	Timeline . . . . .	8
5.2	HDMI Receive Interface . . . . .	9
5.3	I <sup>2</sup> C Protocol . . . . .	9
<b>6</b>	<b>Analysis</b>	<b>12</b>
6.1	Testing . . . . .	12
6.2	Development Time . . . . .	13
6.3	Budget . . . . .	14
<b>7</b>	<b>Conclusion</b>	<b>14</b>
<b>8</b>	<b>Acknowledgements</b>	<b>15</b>

# 1 Abstract

The HVD is designed to duplicate or spatially divide display data from any HDMI signal. The hardware requirements of the HVD and image processing required by the device design will benefit from the parallel processing offered by an FPGA platform[1]. Specifically, the HVD will be implemented with the Cyclone IV on the DE2-115 development board paired with HDMI interface solutions offered by Analog Devices[2, 3, 4, 5]. Development concerning the design and testing of the HDMI interface PCBs and I<sup>2</sup>C communication will be covered by this paper. Due to the project goals remaining unachieved, evaluation concerning design progress and future planning is also presented.

# 2 Introduction

As a student we have found FPGA development and communication protocols subject of our highest interests. FPGA devices can enable engineers to use hardware to implement software applications with less concern about application specific device processing constraints. FPGA's reconfigurability provide system flexibility and adaptability during the design phase. They have no operating system system and use parallel processing paths, giving the designer control of the architecture for processing logic [1].


Communication protocols are a means of communicating data between two systems or to device peripherals. The protocols are standardized meaning peripheral devices can communicate with a variety of systems. Communication protocol are essential for several computer system and can vastly improve data processing. Advancements in display protocols in particular has refined how users observe video data. HDMI 2.0, for example, increased video resolution from 1080p to 2160p [6]. Consumers can enjoy higher resolution images and higher video refresh rates partially due to improvements in protocols. Thus protocols can serve a pivotal role in technological advancement.

With respect to our subjects of interest, FPGA development and protocols, we prepared a design for an FPGA device that primarily relies of communication protocol implementation. This device we came to call the HVD for HDMI Video Divider. As the name suggests, the device's end use will be to spatially divide an HDMI video frame and process each division for output. The HVD will be especially suited for split screen applications. The device implementation consists of the base FPGA platform, HDMI interface, and I<sup>2</sup>C driven system intercommunication. This document will overview the

system design in detail, procedures used to test the system, and analyze the progress of the device's development within the first development cycle.

### 3 End User Application

The HVD shall function given standard HDMI display data from any source. This flexibility allows the device implementation opportunities in various applications. Any other HDMI output capable product, such as a DVD player, computer, or video game console, will provide dual video data with the assistance of the HVD. The HVD will exist between the source and display mediums in an application setup. The source HDMI signal will enter the HVD device to be interpreted and optionally divided before duplicated display data or divided display data is sent to respective display mediums. Figure 1 is a diagram of the theoretical HVD setup for a display divided across two mediums.



**Figure 1: Setup for dividing video across two display mediums using the HVD device**

While the HVD can apply to an arbitrary HDMI source, the suitable applications for this device are more situational. For example, clients wouldn't have any need to divide a movie display across two TVs which may result in decreased video quality. All video applications do not benefit from the

features the HVD offers, but several cases do. A split screen application has more obvious use for the HVD. Split screen is a video technique in which the frames are spatially divided into discrete nonoverlapping images. Cooperative or competitive multiplayer video game applications can use this technique to incorporate multi-user designs. However, the nature of such a design allows players to 'screen peek,' a tactic where players might watch an opponent's screen to gain an unfair advantage. With the HVD, this situation can be prevented. Each user's portion of the display can be output to a separate video medium which can be moved to make the display more private to one of the users.

## 4 Systems Design

The HVD device requires the integration of several systems to provide complete functionality of the necessary features. This section covers the individual design and implementation of each of the HVD's major systems including the system platform, HDMI interface, and I<sup>2</sup>C communications. Figure 4 at the end of this section is a block diagram of the entire HVD system design.

### 4.1 FPGA Platform

The Altera DE2-115 Development Board was selected as HVD's processing platform. Implementing the HVD on an FPGA was a easier design solution as opposed to finding an ASIC development solution that matched all the design constraints. These design constraints include support for three HDMI ports and high speed video processing. An FPGA design is suitable for the HVD's design because the highly parallel architecture they offer meet the HDMI performance requirements[1]. The DE2-115 digital logic is programmed using the Verilog hardware descriptive language compiled and developed with Altera's toolchain, Quartus II.

Using the DE2-115 ensures we can implement a solution for the HVD design requirements. The on-board 50 MHz clock and PLL clock generator enables the FPGA to process the high speed HDMI . The board does have SDRAM and SRAM, but these memory implementations have insufficient bandwidth to store the data fast enough[7]. Therefore, we will store data using the Cyclone IV FPGA embedded memory M9K blocks. The M9K blocks features configurable data width and dual-port modes necessary for storing pixel data at the required speeds[8]. The HDMI protocol support a pixel clock

up to 165 MHz at a resolution of 24 bits per pixel, resulting in the necessity to simultaneously read and write data at almost 4 Gbps[9].


While the DE2-115 does not provide an HDMI interface solution, the HSMC is a high-speed header that can provide a sufficient amount of GPIO lines to the Cyclone IV for our own integration of an HDMI interface. Paired with the a Terasic GPIO Daughter Board, we HSMC connects to three more GPIO headers[10] which can be used to communicate with three HDMI interfaces.

## 4.2 HDMI Interface

The HDMI interface will be implemented using Analog Devices chip solutions. The ADV7611 implements HDMI receiving interface while two ADV7615 will implement each HDMI transmission interface. The HDMI receiver interface translates the differential signals from an HDMI source into 24 parallel pixel data signals[2]. Audio data is also provided and interpreted by the HDMI interface but is not being implemented in HVD version 1.0. The transmitter interfaces translates 24 parallel pixel data lines into differential signals[3]. The chips are configured through their main I<sup>2</sup>V ports which control registers and protocol data such as the info frame or extended display identification data, EDID. Protocol information is essential for identifying and controlling the HDMI configuration of the source device[9].

## 4.3 Communications

The DE2-115 must establish communication with the HDMI interfaces. There will be an I<sup>2</sup>C protocol port generated using the FPGA's digital logic for each interface. The logic of the Verilog module for the I<sup>2</sup>C protocol is implemented using a finite state machine architecture. The I<sup>2</sup>C module generates the protocol's serial clock of approximately 390 KHz from the 50 MHz main clock on the DE2-115. The module's logic is handled in two major blocks functioning off of a logic clock and serial clock. State machine transition and serial data is processed on the logic clock while serial clock ticks and byte transaction and processed on the serial clock. The logic and serial clock are generated so that a logic process step will execute between each serial clock cycle so that the data line is correctly set before the serial clock indicates data is valid on the bus. Figure 2 shows the state diagram for the I<sup>2</sup>C module. Both logic block functionality are dependent on this state machine.



**Figure 2: I<sup>2</sup>C module finite state machine**

The Cyclone IV FPGA acts as the master in the I<sup>2</sup>C protocol while each register map on the HDMI interfaces are slaves. Since each HDMI interface will have its own dedicated I<sup>2</sup>C port we can assume the default slave address configurations on each interface. Each slave device is accessed with a 7-bit address, a R/W bit indicating the nature of the transaction, and an 8-bit sub-address within the register map. The read and write procedures for the HDMI receiver are depicted in Figure 3[4]. The HDMI transmitter is programmed via I<sup>2</sup>C in the same manner with different register maps.




Figure 3: I<sup>2</sup>C read and write sequence and bus data signaling. An ACK is indicated by pulling the SDATA line low and a NACK is indicated by pulling the SDATA line high.

## 4.4 PCB Integration

To integrate the HDMI interfaces with the DE2-115 the HDMI chips must be housed on a PCB to interface with small chip package. Each HDMI interface PCB will connect to the DE2-115 through a GPIO header on the HSMC to GPIO daughter board. Eagle schematics for the HDMI receiver PCB are located in `hdmi_receiver.sch`. Care was taken to include several termination resistors and decoupling capacitors in order to maintain the interface system stability. A 3-layer PCB was design with an internal GND plane and precautions were taken to keep the HDMI differential signals parallel and similar in length. The HDMI transmitter PCBs will have a similar design to the HDMI receiver PCB. Having separate PCB designs for the transmitter and receivers provides individual control over each interface and may simplify component upkeep with separated designs.



## 4.5 Block Diagram




Figure 4: HVD systems block diagram

## 5 Results

## 5.1 Timeline

The past development cycle for the HVD is illustrated in the timeline in Figure 5.




Figure 5: Development timeline

## 5.2 HDMI Receive Interface

This development cycle focused on the HDMI receive interface implementation including the PCB design, testing, and DE2-115 I<sup>2</sup>C communication. The receiver was developed first in order to avoid unnecessary development requirements to test the HDMI interface. Ideally to test the HDMI transmit functionality we would ultimately want to transmit a video frame. Instead of having the FPGA generate a video frame, establish a the receiver to acquire a frame instead for later output reduced the software development.

The eagle design files for the HDMI receiver PCB are `hdmi_receiver.sch` and `hdmi_receiver.brd`. This prototype serve as a sufficient test board for identifying early design errors. One such error was already discovered; the footprint for the DC power jack is incorrect making the barrel receptacle impossible to solder to the board without modifications. Further testing is required to verify the functionality of this board which wasn't achieved during this development cycle.

## 5.3 I<sup>2</sup>C Protocol

The I<sup>2</sup>C protocol is essential for controlling the HDMI receive interface using the DE2-115. The I<sup>2</sup>C module was implemented in Verilog and tested through several mediums. First, Alter'a ModelSim IDE was used to verify the module could be instantiated and successfully produce the desired waveforms in simulation. The real signal generation of the module was observed and checked using oscilloscopes. Some oscilloscope waveform samples are shown and described in Figures 6 and 7. This also verified that the pin configurations over the HSMC to GPIO daughter board were correct and functional. Finally, Link Instruments MSO-19.2 with a built in I<sup>2</sup>C protocol interpreter was used to confirm the I<sup>2</sup>C module signals were successfully interpreted to comply to the I<sup>2</sup>C standard.




Figure 6: Screen captured from oscilloscope reading I<sup>2</sup>C data. The top signal is the SDA and the bottom is SCL. A write sequence is depicted in the captured image. First the SDA is pulled low while the SCL signal is high to indicate a START condition. This enables the generation of the I<sup>2</sup>C serial clock signal which SCL is connected to. The first data transmitted across the SDA line is the slave address, which in this case is 0x1 in 7-bits. After the 7th bit is transmitted the R/W bit which is zero for a write sequence is sent. On the 9th SCL clock pulse, the SDA line is set to high impedance to acquire an acknowledge input from the slave device. In this case, there is no slave device connected so the SDA remains unchanged. Afterward the subaddress 0x4 is sent in 8-bits in the same fashion.




Figure 7: Screen captured from oscilloscope reading I<sup>2</sup>C data. The top signal is the SDA and the bottom is SCL. A read sequence is depicted in the captured image. Before a read transaction, the subaddress pointer must be set by a previous write transaction. First the SDA is pulled low while the SCL signal is high to indicate a START condition. The first data transmitted across the SDA line is the slave address, which in this case is 0x1 in 7-bits. After the 7th bit is transmitted the R/W bit which is one for a read sequence is sent. ON the 9th SCL clock pulse, the SDA line is set to high impedance to acquire an acknowledge input from the slave device. In this case, there is no slave device connected so the SDA remains mostly unchanged. Afterwards the SDA remains set to high impedance to accept input on the SDA line. The SDA line is then only controlled by the master when asserting an ACK or NACK. This signal receives no input but because the SDA line is left at high impedance there is a noticeable decay in the signal.

The simulation and oscilloscope tests and check were successful but the test data offered by the MSO-19.2 gave questionable data that didn't completely confirm our I<sup>2</sup>C module conformity to the standard protocol. A lack of explicit documentation on the data presented by the I<sup>2</sup>C interpreter user interface, incorrect signal timing values, and some unexpected protocol behavior makes it so the test is not a perfect verification of the I<sup>2</sup>C protocol correctness. A sample of MSO-19.2 data is shown and described in Figure 8.




Figure 8: This is MSO data from an I<sup>2</sup>C write sequence. Channel 4 is the SCL signal and Channel 5 is the SDA signal. The I<sup>2</sup>C interpreted data is shown in a console window to the right. Start and Stop condition are detected successfully. The data bytes represented in the console window are also correct. However the timing units in microseconds are for some reason off by a factor of 10. Each clock cycle should take approximately 2.5 microseconds while the MSO data shows approximately 25 microseconds. There also is a matter concerning the NACK. The MSO interpreter should generate acknowledge signal for valid I<sup>2</sup>C data but after receiving a 0xB data byte in this case it generated a NACK. The cause for this is unknown.

## 6 Analysis

### 6.1 Testing

The HDMI receiver PCB and I<sup>2</sup>C protocol tests are largely incomplete. The goal for integrated these two systems was also not achieved. Some lack of development foresight in development time led to delays and deviation from the original time line became inevitable. Since the I<sup>2</sup>C protocol correctness isn't completely verified, we will have to examine if its current implementation is able to properly communicate with the HDMI receive PCB. Examining the functionality of the PCB, ADV7611 HDMI receiver, and the correctness of the I<sup>2</sup>C protocol at the same time can lead to difficult debugging scenarios involving multiple variables. Unless more investment is made to further test the I<sup>2</sup>C protocol with additional testing hardware, the cluttered testing

scenario may be inevitable.

## 6.2 Development Time

Setbacks in the initial development cycle will propagate through to the next. Expected project goals must be re-evaluated. It is an end design goal to be able to process and divide a single HDMI signal into two separate signals. In order to fully implement the hardware and integrate the system, time to development image processing requirements may be sacrificed. The image processing logic, while it is an essential part of the HVD’s ideal application, must be the first feature to be dropped from expected implementations in the next development cycle because it is reliant on functioning hardware and complete system integration. A proposed time line for next development cycle is shown in Figure 9. Notice that there is no time reserved for the image processing algorithms necessary for the HVD goal application.




Figure 9: Next cycle development timeline

### 6.3 Budget

The cost reports for this development cycle was rather high. The PCB fabrication expense for HDMI receiver consumed most of the allowed budget. In order to improve the HVD cost efficiency, future versions should be reduced from a 3-layer to 2-layer board. This will present more design constraints in order to ensure signal integrity. Examining current design faults in the HDMI receive PCB will lend insight when designing the HDMI transmit PCB.

## 7 Conclusion

Results of this development cycle are less than optimal. Several pivotal tasks and goals that were not completely satisfied and others were pushed back resulting. However, steady though unideal progress on the development of the HVD systems has deviated little from the original implementation designs. We are confident that the design plans for the HVD remains sound.

Overall, the major systems that were suppose to be complete within this cycle still need to be verified and tested. Once all the issues are determined, they can be addressed in future design iterations. While development on the HDMI transmit interface was never achieved, it's similarity to the HDMI receive interface means and problems encountered in devloping the receiver can be avoided when designing the transmitter. The I<sup>2</sup>C protocol module on the DE2-115 will also function in communication with the transmitter.

In the following cycle, once the previous tasks are completed. A quick rework of the receiver PCB, prototype of the transmitter PCB and I<sup>2</sup>C integration should be achievable. The remaining time can be spent working on the HDMI configuration software and memory logic on the Cyclone IV. The image processing development has been delayed, but focus on the HVD hardware and interface systems is an absolute priority.

## 8 Acknowledgements

We would like to acknowledge the following persons, whose contributions and guidance made the development and execution of this project possible.

Lukas van Ginneken for instructing and assisting in planning the project, identifying design constraints, and providing development solutions. Jeremy Thomas for instructing, offering guidance on engineering practices, and encouragement that helped keep us motivated. Christopher Theriault for managing the project budget, acquiring necessary resources, and providing test tools. Nicholas Rivera for sharing his experience and knowledge in embedded systems designs. And Johnny Sim for sharing his experience and knowledge of Altera's FPGA development software.

Thank you for all of your support.

## References

- [1] Altera, [www.Altera.com](http://www.Altera.com), *Video and Image Processing Design Using FPGAs*.
- [2] Analog Devices, [www.Analog.com](http://www.Analog.com), *Low Power 165 MHz HDMI Receiver*, 2010-2012.
- [3] Analog Devices, [www.Analog.com](http://www.Analog.com), *165 MHz, High Performance HDMI Transmitter*.
- [4] Analog Devices, [www.Analog.com](http://www.Analog.com), *ADV7611 Reference Manual*, 2010-2014.
- [5] Analog Devices, [www.Analog.com](http://www.Analog.com), *ADV7513 Hardware User's Guide rev. 0*, November 2011.
- [6] [www.hdmi.org](http://www.hdmi.org), "Introducing hdmi 2.0." Web, Dec. 2014.
- [7] Terasic and Altera, [www.terasic.com](http://www.terasic.com), *DE2-115 User Manual*.
- [8] Altera, [www.altera.com](http://www.altera.com), *Cyclone IV Device Handbook Vol 1*, November, 2011.
- [9] Hitachi, Ltd. and Matsushita Electric Industrial Co., Ltd. and Philips Consumer Electronics, International B.V. and Silicon Image, Inc. and Sony Corporation and Thomson Inc. and Toshiba Corporation,



www.microprocessor.org, *High-Definition Multimedia Interface Specification Version 1.3a*, November 10, 2006.

- [10] Terasic, www.terasic.org, *THDB-HTG Terasic HSTC to GPIO Daughter Board*, Dec 23, 2008.