
Q1) 2.1

For the following C statement, write the corresponding RISC-V assembly code. Assume that the C variables f, g, and h, have already been placed in registers x5, x6, and x7 respectively. Use a minimal number of RISC-V assembly instructions.

```
f = g + (h - 5);
```

Solution

```
addi x5, x7, -5 # f= h - 5
add x5, x5, x6 # f= g + f
(note, no subi)
```

Q2) 2.3

For the following C statement, write the corresponding RISC-V assembly code. Assume that the variables f, g, h, i, and j are assigned to registers x5, x6, x7, x28, and x29, respectively. Assume that the base address of the arrays A and B are in registers x10 and x11, respectively. x10 x11, respectively. x10 x11

we don't need variable f,g,h, so we should remove f,g,h and x5,x6,x7 Solution

```
64-bit
              x30, x28, x29
                                     // compute i-j
       sub
       slli
              x30, x30, 3
                                     // multiply by 8 to convert the work offset to a byte offset
              x3, x3, x30
                                                                               it is typo of "word"
       add
       ld
              x30, 0(x3)
                                     // load A[i-j]
                                                                               but I think using "index"
                                                                               should be better.
       sd
              x30, 64(x11)
                                     // Store in B[8]
                                                                               (using word can be
                   x3 should be x10
                                                                               confusing when talking
32-bit
                                                                               about 32 bits and 64 bits)
       sub
              x30, x28, x29
                                     // compute i-j
                                     // multiply by 4 to convert the work offset to a byte offset
       slli
              x30, x30, 2
              x3, x3, x30
       add
              x30, 0(x3)
                                     // load A[i-j]
       lw
              x30, 32(x11)
                                     // Store in B[8]
       SW
```

we don't need f, g, h, x5, x6, x7

Translate the following C code to RISC-V.

Assume that the variables f, g, h, i, and j are assigned to registers x5, x6, x7, x28, and x29, respectively. Assume that the base address of the arrays A and B are in registers x10 and x11, respectively. Assume that the elements of the arrays A and B are 8-byte words:

my solution B[8] = A[i] + A[j];I think this solution is not right, because we 64-bit changed the value of x11(base address of B) before storing. slli x28, x28, 3 # x28 = i * 8 64-bit add x28, x10, x28 # x28 = &A[0] + i * 8 And also it is calculating B[8] = A[i] + B[i]Id x28, 0(x28) # x28 = A[i]slli x28, x28, 3 # x28 = i *8slli x29, x29, 3 # x29 = j * 8add x10, x10, x28 add x29, x10, x29 # x29 = &A[0] + j * 8 x28, 0(x10) ld # x28 = A[i]Id x29, 0(x29) # x29 = A[i]add x28, x28, x29 # x28 = A[i] + A[j]slli x29, x29, 3 # x29 = j*8sd x28, 64(x11) # store result in B[8] add # x11 address of B[j] x11, x11, x29 x29, 0(x11) # x29 = B[j]ld # Store result in B[8] sd x29, 64 (x11) 32-bit 32-bit slli x28, x28, 2 # x28 = i * 4 slli x28, x28, 2 # x28 = i *4add x28, x10, x28 # x28 = &A[0] + i * 4 add x10, x10, x28 lw x28, 0(x28) # x28 = A[i]lw x28, 0(x10) # x28 = A[i]slli x29, x29, 2 # x29 = j * 4add x29, x10, x29 # x29 = &A[0] + # 4 x29, x29, 2 # x29 = j*4slli lw x29, 0(x29) # x29 = A[i]x11. x11. x29 add add x28, x28, x29 # x28 = A[i] + A[j] # x29 = B[i]lw x29, 0(x11) sd x28, 32(x11) # store result in B[8] # Store result in B[8] x29, 32(x11) SW