-----

## Question 3.28

The Hewlett-Packard 2114, 2115, and 2116 used a format with the leftmost 16 bits being the fraction stored in two's complement format, followed by another 16-bit field which had the leftmost 8 bits as an extension of the fraction (making the fraction 24 bits long), and the rightmost 8 bits representing the exponent. However, in an interesting twist, the exponent was stored in sign-magnitude format with the sign bit on the far right! Write down the bit pattern to represent  $-1.5625 \times 10^{-1}$  assuming this format. No hidden 1 is used. Comment on how the range and accuracy of this 32-bit pattern compares to the single precision IEEE 754 standard.

#### Solution

## Question 3.32

IEEE 754-2008 contains a half precision that is only 16 bits wide. The leftmost bit is still the sign bit, the exponent is 5 bits wide and has a bias of 15, and the mantissa is 10 bits long. A hidden 1 is assumed.

Calculate  $(3.984375 \times 10^{-1} + 3.4375 \times 10^{-1}) + 1.771 \times 10^{3}$  by hand, assuming each of the values is stored in the 16-bit half precision format. Assume 1 guard, 1 round bit, and 1 sticky bit, and round to the nearest even.

#### Solution

# Question: 4.1


Consider the following instruction:

and rd, rs1, rs2

Interpretation:

Reg[rd] = Reg[rs1] AND Reg[rs2]

4.1.1 What are the values of control signals generated by the control in Figure 4.10 for this instruction?



- 4.1.2 Which resources (blocks) perform a useful function for this instruction?
- 4.1.3 Which resources (blocks) produce no output for this instruction? Which resources produce output that is not used?

#### Solution

4.1

**4.1.1** The value of the signals is as follows:


RegWrite	ALUSrc	ALUoperation	MemWrite	MemRead	MemToReg
true	0	"and"	false	false	0

Mathematically, the MemRead control wire is a "don't care": the instruction will run correctly regardless of the chosen value. Practically, however, MemRead should be set to false to prevent causing a segment fault or cache miss.

- **4.1.2** Registers, ALUsrc mux, ALU, and the MemToReg mux.
- **4.1.3** All blocks produce some output. The outputs of DataMemory and Imm Gen are not used.

# Question: 4.5





Problems in this exercise refer to a clock cycle in which the processor fetches the following instruction word:

0x00c6aa23

- 4.5.1 What are the values of the ALU control unit's inputs for this instruction?
- 4.5.2 What is the new PC address after this instruction is executed?
- 4.5.3 For each mux, show the values of its inputs and outputs during the execution of this instruction. List values that are register outputs at Reg [xn].
- 4.5.4 What are the input values for the ALU and the two add units?
- 4.5.5 What are the values of all inputs for the registers unit?

## Solution

#### 4.5

The encoded instruction is sw x12, 20(x13)

# **4.5.1** (from Figure 4.12)

ALUop = 00 ALU Control Lines = 0010

## 4.5.2

The new PC is the old PC + 4. This signal goes from the PC, through the "PC + 4" adder, through the "branch" mux, and back to the PC.

# 4.5.3

ALUsrc: Inputs: Reg[x12] and 0x00000014; Output: 0x00000014

MemToReg: Inputs: Reg[x13] + 0x14 and <undefined>; output: <undefined>

Branch: Inputs: PC+4 and PC + 0x28.

Imm = 20(dec) = 10100

shift one bit left

101000 = 40(dec) = 0x28

#### 4.5.4

ALU inputs: Reg[x13] and  $0 \times 00000014$ 

PC + 4 adder inputs: PC and 4

Branch adder inputs: PC and 0x00000028

## 4.5.5

Read register 1 =  $0 \times 13$  (base address)

Read register 2 =  $0 \times 12$  (data to be stored)

Write register =  $0 \times 0$  or don't-care (should not write back)

Write data = don't-care (should not write back)

RegWrite = false (should not write back)