COMPSCI 2GA3 Tutorial 2 Note

Note:

This note does NOT cover all the materials in Chapter 1 -- Only the formulas rated to sample questions of this tutorial are included. Therefore, you may want to make yourself more familiar with things that are presented in lectures.

For any questions about the tutorials and courses, feel free to contact me. (Email: wangm235@mcmaster.ca)

GLHF:)

Mingzhe Wang

The Big Picture

```
swap(size_t v[], size_t k)
High-level
language
program
                        size_t temp;
(in C)
                        temp = v[k];
                        v[k] = v[k+1];
                        v[k+1] = temp;
                       Compiler
Assembly
                    swap:
                           slli x6, x11, 3
language
                           add x6, x10, x6
program
                                x5, 0(x6)
                          1 d
(for RISC-V)
                           1 d
                                x7, 8(x6)
                                x7, 0(x6)
                          sd
                           sd
                                x5, 8(x6)
                          jalr x0, 0(x1)
                       Assembler
                                           32 bits
              0000000001101011001001100010011
Binary machine
              0000000011001010000001100110011
language
program
              0000000000000110011001010000011
              0000000100000110011001110000011
(for RISC-V)
              0000000011100110011000000100011
              0000000010100110011010000100011
              0000000000000000100000001100111
```

Instruction Set

The **instruction set** of a computer is its repertoire of instructions that it can perform. **ISA defines the interface** between hardware and software.

Many modern computers now also have simple instruction sets called Reduced Instruction Set Computers (RISC).

The RISC-V Instruction Set

 Developed at UC Berkeley starting in 2010 as open ISA, RISC-V instructions are 32 bits [31:0].

2. Instruction Set Architecture

"Ideally, your initial instruction set should be an exemplar, ..."

- · Instruction set architecture (ISA) defines the interface between the hardware and software
- instruction set is the language of the computer
- RISCV instructions are 32-bits, instruction[31:0]
- RISC-V assembly¹ language notation
 - uses 64-bit registers, 64-bits refer to double word, 32-bits refers to word (8-bits is byte).
 - there are 32 registers, namely x0-x31, where x0 is always zero
 - to perform arithmetic operations (add, sub, shift, logical) data must always be in registers
 - the number of variables in programs is typically larger than 32, hence 'less frequently used' [or those used later] variables are 'spilled' into memory [spilling registers]
 - registers are faster and more energy efficient than memory
 - for embedded applications where code size is important, a 16-bit instruction set exists, RISC-V compressed (e.g. others exist also ARM Thumb and Thumb2)
 - <u>byte addressing</u> is used, <u>little endian</u> (where address of 64-bit word refers to address of 'little' or rightmost byte, [containing bit 0 of word]) so sequential double word accesses differ by 8 e.g. byte address 0 holds the first double word and byte address 8 holds next double word. (Byte addressing allows the supports of two byte instructions)
 - memory contains 2⁶¹ memory words using load/store instructions e.g. 64-bits available (bits 63 downto 0, 3 of those bits are used for byte addressing, leaving 61 bits)

(source: https://ece.uwaterloo.ca/~cgebotys/NEW/ECE222/index.htm)

Some points that can easily raise confusion

1 byte = 8 bits ,1 word = 32 bits, 1 doubleword = 64 bits

Instructions are 32-bits, instruction[31:0]

64-bit register/memory/data for our textbook (all codes in our textbook)

32-bit register/memory/data for venus (all code in an online RISC-V simulator)

(This could affect our assembly code. So you would like to know which is assumed! But no worry, they follow the same logic:))

Memory

(We omit the "Endians" part, because this could raise unnecessary confusion for new students. But you will learn this concept in lectures.)

Memory Operands


Memory is essentially a large, single dimensional array

- The address acts as the index of the array
- Addresses start at zero and go to 2⁶⁴ -1

The value of mem[2] is 10

7

byte address



Processor

Memory


Memory addresses and contents of memory at those locations each memory element is 1 byte 1 byte = 8 bits ,1 word = 32 bits, 1 doubleword = 64 bits

Memory Operand RISC-V Example


= 64 bit

A doubleword requires 8 bytes to store it

Address of subsequent doublewords thus differ by 8



(Note: the data value "111" in 64 byte address is arbitrary, no meaning, just for example)



(Note: the data value "010" in 32 byte address is arbitrary, no meaning, just for example)

Register

- there are 32 registers, namely x0-x31, where x0 is always zero
- to perform arithmetic operations (add, sub, shift, logical) data must always be in registers
 - the number of variables in programs is typically larger than 32, hence 'less frequently used' [or those used later] variables are 'spilled' into memory [spilling registers]
 - registers are faster and more energy efficient than memory

In another word, the register is just "faster memory". But remember all operations are on registers!!!

RISC-V Registers

For today's tutorial, because we are not

talking about functions (processes), only using these temporary registers is enough:

- x0: the constant value 0
- x1: return address
- x2: stack pointer
- x3: global pointer
- x4: thread pointer
- x5 x7, x28 x31: temporaries
- x8: saved register/frame pointer
- x9, x18 x27: saved registers
- x10 x11: function arguments/results
- x12 x17: function arguments



Arithmetic Operations

 Add and subtract, three operands, two sources and one destination.

```
add a, b, c // store b + c in a
```

All arithmetic operations have this form.

```
e.g. add x10, x11, x12 means calculate x11 + x12 and store the result to x10
```

RISC-V assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
	Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
	Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants
Data transfer	Load doubleword	1d x5, 40(x6)	x5 = Memory[x6 + 40]	Doubleword from memory to register
	Store doubleword	sd x5, 40(x6)	Memory[x6 + 40] = x5	Doubleword from register to memory
	Load word	lw x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
	Load word, unsigned	1wu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
	Load halfword	1h x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
	Load halfword, unsigned	1hu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
	Load byte	1b x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
	Load byte, unsigned	1bu x5, 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	Memory[x6 + 40] = x5	Byte from register to memory
	Load reserved	1r.d x5, (x6)	x5 = Memory[x6]	Load; 1st half of atomic swap
	Store conditional	sc.d x7, x5, (x6)	Memory[x6] = x5; $x7 = 0/1$	Store; 2nd half of atomic swap
	Load upper immediate	lui x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left 12 bits
Logical	And	and x5, x6, x7	x5 = x6 & x7	Three reg. operands; bit-by-bit AND
	Inclusive or	or x5, x6, x8	x5 = x6 x8	Three reg. operands; bit-by-bit OR
	Exclusive or	xor x5, x6, x9	$x5 = x6 ^ x9$	Three reg. operands; bit-by-bit XOR
	And immediate	andi x5, x6, 20	x5 = x6 & 20	Bit-by-bit AND reg. with constant
	Inclusive or immediate	ori x5, x6, 20	$x5 = x6 \mid 20$	Bit-by-bit OR reg. with constant
	Exclusive or immediate	xori x5, x6, 20	$x5 = x6 ^20$	Bit-by-bit XOR reg. with constant
Shift	Shift left logical	s11 x5, x6, x7	x5 = x6 << x7	Shift left by register
	Shift right logical	srl x5, x6, x7	$x5 = x6 \gg x7$	Shift right by register
	Shift right arithmetic	sra x5, x6, x7	$x5 = x6 \gg x7$	Arithmetic shift right by register
	Shift left logical immediate	slli x5, x6, 3	x5 = x6 << 3	Shift left by immediate
	Shift right logical immediate	srli x5, x6, 3	x5 = x6 >> 3	Shift right by immediate
	Shift right arithmetic immediate	srai x5, x6, 3	x5 = x6 >> 3	Arithmetic shift right by immediate

(Note:

ld and sd instruction are typically used on 64-bit machine, while lw and sw are typically used in 32-bit machine

1 doubleword = 64 bit

1 word = 32 bit)

Trick:

Shift left a binary number by n, means multiply the number by 2ⁿ.

Shift right a binary number by n, means divide the number by 2ⁿ. (integer division)

Other Consideration

When compiling C code to RISC-V code, try to minimize the number of registers used and try to use the least number of instructions like a smart compiler should do:) Other topics like the how to organize code to avoid data hazard will be taught later)