Page Integer	Inci	ructio	nci DV22T DV	IEAT and	DV1201			RV Privileged	Inctru	etions
			ns: RV32I, RV				Cataman			
Category Name	_		RV32I Base	+KV	{64,128}		Categor			V mnemonic
Loads Load Byte		LB	rd,rs1,imm				CSR Acc			rd,csr,rs1
Load Halfword		LH	rd,rs1,imm	T (DIO)		•		omic Read & Set Bit		rd,csr,rs1
Load Word		LW		L{D Q}	rd,rs1,	1 mm	Ator	nic Read & Clear Bit		rd,csr,rs1
Load Byte Unsigned		LBU	rd,rs1,imm	T (FILE) II		•	A + ! -	Atomic R/W Imm		•
Load Half Unsigned		LHU		L{W D}U	rd,rs1,	1 mm	11	Read & Set Bit Imm		
Stores Store Byte		SB	rs1,rs2,imm					ead & Clear Bit Imm		ra,csr,1mm
Store Halfword	_	SH	rs1,rs2,imm	a (Dlo)	12		Change			
Store Word	+	SW	rs1,rs2,imm	S{D Q}	rs1,rs2		1	onment Breakpoint		<u>.</u>
Shifts Shift Left		SLL	rd,rs1,rs2	SLL{W D}	rd,rs1,			Environment Return		
Shift Left Immediate		SLLI	rd,rs1,shamt					direct to Superviso		
Shift Right		SRL	rd,rs1,rs2	SRL{W D}				t Trap to Hypervisor		
Shift Right Immediate		SRLI	rd,rs1,shamt					r Trap to Supervisor		
Shift Right Arithmetic		SRA	rd,rs1,rs2	SRA{W D}				t Wait for Interrupt		
Shift Right Arith Imm	_	SRAI	rd,rs1,shamt	SRAI {W D}			MMU	Supervisor FENCE	SFENCE	.VM rs1
Arithmetic ADD		ADD	rd,rs1,rs2	ADD{W D}	rd,rs1,					
ADD Immediate		ADDI	rd,rs1,imm	ADDI{W D}						
SUBtract	R	SUB	rd,rs1,rs2	SUB{W D}						
Load Upper Imm	l U	LUI	rd,imm	Optio	nal Com	pres	sed (16-	-bit) Instruction	n Exte	nsion: RVC
Add Upper Imm to PC	U	AUIPC	rd,imm	Category	Name	Fmt		RVC	R	VI equivalent
Logical XOR	R	XOR	rd,rs1,rs2	Loads L	oad Word	CL	C.LW	rd',rs1',imm	LW rd'	rs1',imm*4
XOR Immediate	I	XORI	rd,rs1,imm	Load	d Word SP	CI	C.LWSP	rd,imm	LW rd,	sp,imm*4
OR	R	OR	rd,rs1,rs2	Lo	ad Double	CL	C.LD	rd',rs1',imm	LD rd'	rs1',imm*8
OR Immediate		ORI	rd,rs1,imm		Double SP	CI		rd,imm		sp,imm*8
AND		AND	rd,rs1,rs2		oad Quad		C.LQ	rd',rs1',imm		rs1',imm*16
AND Immediate		ANDI	rd,rs1,imm		d Quad SP	CI	C.LQSP	rd,imm	_	sp,imm*16
Compare Set <	R	SLT	rd,rs1,rs2	Stores St	•	CS	C.SW	rs1',rs2',imm		',rs2',imm*4
Set < Immediate		SLTI	rd,rs1,imm		e Word SP	CSS		rs2,imm		,sp,imm*4
Set < Unsigned		SLTU	rd,rs1,rs2		re Double	CS	C.SD	rs1',rs2',imm		',rs2',imm*8
Set < Imm Unsigned			rd,rs1,imm		Double SP	CSS	C.SDSP	rs2,imm		,sp,imm*8
Branches Branch =	SB	BEQ	rs1,rs2,imm		tore Quad	CS	C.SQ	rs1',rs2',imm		',rs2',imm*16
Branch #		BNE			e Quad SP	CSS				
Branch <		BLT	rs1,rs2,imm rs1,rs2,imm	Arithmetic		CR	C.SQSP C.ADD	rs2,imm rd,rs1		rd,rd,rs1
Branch ≥		BGE	rs1,rs2,imm		ADD Word	CR	C.ADDW	rd,rs1		rd,rd,imm
Branch < Unsigned		BLTU	rs1,rs2,imm		mmediate	CI	C.ADDW	rd,imm		rd,rd,imm
Branch ≥ Unsigned		BGEU	rs1,rs2,imm		Nord Imm	CI	C.ADDIW	rd,imm		rd,rd,imm
Jump & Link J&L	UJ	JAL	rd,imm		Imm * 16	CI		SSP x0,imm		sp,sp,imm*16
Jump & Link Register		JALR	rd,rs1,imm		P Imm * 4	CIW		SPN rd',imm		rd',sp,imm*4
Synch Synch thread	I	FENCE	Ta1121111111		mmediate	CIV	C.LI	rd,imm		rd,x0,imm
Synch Instr & Data		FENCE	т		pper Imm	CI	C.LUI	rd,imm		rd, imm
System System CALL	T	SCALL	• 1	Load O	MoVe		C.MV	rd,rs1		rd,rs1,x0
System System CALL System BREAK	I	SBREAL	K		SUB		C.SUB	rd,rs1		rd,rd,rs1
Counters ReaD CYCLE		RDCYCI		Shifts Shift			C.SLLI	rd,ism		rd,rd,imm
ReaD CYCLE upper Hali		RDCYC		Branches			C.BEQZ	rs1',imm		rs1',x0,imm
ReaD CTCLE upper Hall					Branch≠0	CB				
		RDTIM		Jump	Jump Jump	CB	C.BNEZ	rs1',imm		rs1',x0,imm
ReaD TIME upper Half		RDTIM			p Register		C.J	imm		x0,imm
ReaD INSTR RETired		RDINS					C.JR	rd,rs1		x0,rs1,0
ReaD INSTR upper Half	f I	KDTNS.	TRETH rd	Jump & Li		CJ	C.JAL	imm		ra,imm
				Jump & Lin			C.JALR	rsl		ra,rs1,0
		_		System Er	IV. BREAK	CI	C.EBREAK	hit (DVC) Instruc	EBREAK	

32-bit Instruction Formats

	31	30	25	24 2	21	20	19		15	14	12	11 8		7	6	0	CR
R	fu	inct7		1	rs2			rs1	Т	funct3	3	r	d		opco	ode	CI
Ι		imı	m[1]	L:0]				rs1		funct3	3	r	d		opco	ode	CSS
S	imn	n[11:5]			rs2			rs1	Т	funct3	3	imm	[4:0]		opco	ode	CIW
SB	imm[12]	imm[10:	5]	1	rs2			rs1	T	funct3	3	imm[4:1]	im	m[11]	opco	ode	CL
U				imm[31:1	2]						r	d		opco	ode	CS
UJ	imm[20]	imı	m[10):1]	in	nm[11]		imm	[19):12]		r	d		opco	ode	СВ
																	CJ

	16-Dit (RVC) Instruction Formats													
	15 14 13	12	11 10				5	4	3	2	1	0		
	func	t4	r	rs2					op					
	funct3	imm	r	d/rs1		imm rs2					op			
•	funct3		imn	1							op			
V	funct3		j	mm		rd'					op			
	funct3	im	m	rs1'		im	op							
	funct3	im	m	rs1'		im	m	rs2′			op			
	funct3	off	set	rs1'			offset			op				
	funct3			jump	targ	get					op			

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

Free & Open RISC-V Reference Card (riscv.org)

ļ 					_			T
		T		Multiply-Divide	Instruc			
Category	Name	Fmt	,	ltiply-Divide)			64,128}	
Multiply	MULtiply	R	MUL	rd,rs1,rs2	MUL{W D	}	rd,rs1,rs2	
	MULtiply upper Half		MULH	rd,rs1,rs2				
	Ltiply Half Sign/Uns		MULHSU	rd,rs1,rs2				
	tiply upper Half Uns		MULHU	rd,rs1,rs2				
Divide	DIVide		DIV	rd,rs1,rs2	DIA{M D	}	rd,rs1,rs2	
D !	DIVide Unsigned		DIVU	rd,rs1,rs2	D = 14 4 4 7 1 D		. 1 1 0	
Remainde		R	REM	rd,rs1,rs2	REM{W D	-	rd,rs1,rs2	
ŀ	REMainder Unsigned		REMU	rd,rs1,rs2	REMU { W	D}	rd,rs1,rs2	
				uction Extension	n: RVA	. 5176	64.4003	
Category	<u>Name</u>	Fmt		(Atomic)	TD (D)0		64,128}	
Load	Load Reserved	R	LR.W	rd,rs1	LR.{D Q	•	rd,rs1	
Store	Store Conditional		SC.W	rd,rs1,rs2	SC.{D Q		rd,rs1,rs2	
Swap Add	SWAP		AMOADD W	rd,rs1,rs2			rd,rs1,rs2	
Logical	ADD XOR		AMOADD.W AMOXOR.W	rd,rs1,rs2	AMOADD. AMOXOR.		rd,rs1,rs2 rd,rs1,rs2	
Logical	AND	R	AMOAND.W	rd,rs1,rs2	AMOAND.		rd,rs1,rs2	
	OR		AMOOR.W	rd,rs1,rs2 rd,rs1,rs2				
24. (24.					AMOOR. {		rd,rs1,rs2	
Min/Max	MINimum		AMOMIN.W	rd,rs1,rs2	AMOMIN.		rd,rs1,rs2	
	MAXimum		AMOMAX.W	rd,rs1,rs2	AMOMAX.		rd,rs1,rs2	
	MINimum Unsigned		AMOMINU.W	rd,rs1,rs2			rd,rs1,rs2	
	MAXimum Unsigned		AMOMAXU.W	rd,rs1,rs2			rd,rs1,rs2	
	ree Optional Fl				ns: RVF			
Category	Name	Fmt		IP/SP,DP,QP FI Pt)			64,128}	
Move	Move from Integer	R	FMV. {H S}.X	rd,rs1	FMV.{D		rd,rs1	
	Move to Integer		FMV.X.{H S}	rd,rs1	FMV.X.		rd,rs1	
Convert	Convert from Int	R	FCVT. {H S D Q}		FCVT. {H			
Conver	t from Int Unsigned		FCVT. {H S D Q}				.{L T}U rd,rs1	
6	Convert to Int		FCVT.W. {H S D				S D Q rd,rs1	
	vert to Int Unsigned	R	FCVT.WU.{H S D		FCVT. {L	T } U • { I	H S D Q} rd,rs1	
Load	Load	I	FL{W,D,Q}	rd,rs1,imm				g Convention
Store Arithmetic	Store	S	FS{W,D,Q}	rs1,rs2,imm	Register		me Saver	Description
Ailtimetic		R	FADD. $\{S \mid D \mid Q\}$	rd,rs1,rs2	x0	zero	Caller	Hard-wired zero Return address
	SUBtract		FSUB. $\{S D Q\}$ FMUL. $\{S D Q\}$	rd,rs1,rs2	x1	ra	Callee	
	MULtiply DIVide	R	FDIV. {S D Q}	rd,rs1,rs2	x2	sp		Stack pointer Global pointer
	SQuare RooT	R R	FSQRT. {S D Q}	rd,rs1,rs2 rd,rs1	x3 x4	db		Thread pointer
Mul-Add	Multiply-ADD	R	FMADD. $\{S \mid D \mid Q\}$	rd,rs1,rs2,rs3	x5-7	tp t0-2		Temporaries
Indi Add	Multiply-SUBtract		FMSUB. $\{S \mid D \mid Q\}$	rd,rs1,rs2,rs3	x8	s0/fp		Saved register/frame pointer
Negativ	e Multiply-SUBtract			rd, rs1, rs2, rs3	x9	s0/1p	Callee	Saved register/frame pointer
_	gative Multiply-ADD			rd,rs1,rs2,rs3		a0-1		Function arguments/return values
Sign Injec		R	FSGNJ. $\{S \mid D \mid Q\}$		x12-17	a2-7		Function arguments
	egative SiGN source		FSGNJN. $\{S \mid D \mid Q\}$		x18-27	s2-11		Saved registers
	Xor SiGN source		FSGNJX. $\{S D Q\}$		x28-31	t3-t6		Temporaries
Min/Max	MINimum	R	FMIN. $\{S \mid D \mid Q\}$	rd,rs1,rs2	f0-7	ft0-		FP temporaries
	MAXimum	R	FMAX. $\{S D Q\}$	rd,rs1,rs2	f8-9	fs0-1		FP saved registers
Compare	Compare Float =		FEQ. $\{S \mid D \mid Q\}$	rd,rs1,rs2	f10-11	fa0-1		FP arguments/return values
1	Compare Float <		FLT. {S D Q}	rd,rs1,rs2	f12-17	fa2-		FP arguments
	Compare Float ≤		FLE. {S D Q}	rd,rs1,rs2	f18-27	fs2-11		FP saved registers
Categoriza	ation Classify Type		FCLASS. {S D Q}		f28-31	ft8-11		FP temporaries
	tion Read Status	R	FRCSR	rd	120 01	1 - 0 0 1 -		
	ead Rounding Mode		FRRM	rd				
``	Read Flags		FRFLAGS	rd				
	Swap Status Reg		FSCSR	rd,rs1				
S	wap Rounding Mode		FSRM	rd,rs1				
	Swap Flags		FSFLAGS	rd,rs1				
Swan B	Rounding Mode Imm		FSRMI	rd,imm				
Swap R								
<u> </u>	Swap Flags Imm		FSFLAGSI	rd,imm	Ш			

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, {} means set, so L{D|Q} is both LD and LQ. See risc.org. (8/21/15 revision)