Homowork y

- 1. 5 Components of von Neumann model:
- Memory: Stores data in memory locations using the memory's address register (MAR) and memory's data register (MDR).
 - processing Unit: performs complex operations on information using temporary memory and the Arithmetic and logic Unit (ALV).
 - Input: Allews information to be entered into
 - Output: Allows information in computer to be displayed.
 - Control Unit: Keeps track of when we are within process of each instruction.
 - 2. For the processing unit to get data from memory, the processing unit surites the address into the MAR sends a "read" signal to memory, then reads the data from MDR. To get data to the memory, the processing unit writes the data to MDR, writes the address to MAR, then sends a write signal to memory,
 - 3. "Program counter" is misbading because it is not counting anything. "Instruction pointer" is more insightful because the registers "point" to the next instruction to be processed.
 - Mornally processed by the Arithmetic and Logic Unit (ALU).

 Word length does not affect what a computer is able to

 compute but affects how fast a computer con computer.

- 5. The two components of an instruction are opcodes and operands. Opcodes contains information on what the instruction does. Operands contains the information on which registers to apply the instruction to.
- 6. The instruction holds only 32 bits. 60 opcodes take up 6 bits because the opcodes would be from 000000 to 111011.

 32 registers take up 5 bits because the registers would be from 000000 to 11111. 32 6 5 5 = (6.

 IMM takes up. 16 bits with 21 potential values.

 Since IMM is a 2's complement it can hold values.

 6eturen -32768 to 32767.
 - 7. Phases of Instruction yele:
 - Fetch: Obtains next instruction from minury and loads
 - Pecode: examines the instruction in order to figure
 out what the microarchitecture is being asked
 - "Evaluate Address: computes the address of the memory location that is needed to process the instruction.
 - Fifth Operands: obtains source operands needed to
 - Execute: Carries out execution of instruction.
- Store Result : result is written to its designated
 - 8. If the memory's addressibility is 64 bits 1+ tells us that the MDR 15 64 bits but does not tell the size of MAR.

- 9. a. To represent all possible memory locations we find log_ (256) = 8 bits.
 - b. Because PC-Offsets are in 2s complement, in order to allow control transfer between instructions 30 locations away we need 6 bits to account for momory locations -32 to 31 locations away.
 - C. If the winfred instruction is inclocation 5 than the incremental PC is 6. This means that the PC-relative effect of 15 is 15-6=9.
- 10. Because the IMM is 5 bits and 25 warplement,
 the largest possible number we can represent in
 on NOO instruction is 15.