6.S195 Handout SMIPSv2 Instruction Encoding Summary

September 26, 2012

31	26	25	21	20	16	15	11	10	6	5		0	
opc	ode	r	S	r	Į	re	d	sha	mt	1	funct		R-type
opcode		r	S	r	Į	immediate			I-type				
opc	ode	target							J-type				
		•	L	oad and	l Sto	re Inst	ructio	ns					
100	011	base de			st	signed offset					LW rt,offset(rs)		
101011			se	de	st	1 66				SW rt.offset(rs)			

I-Type Computational Instructions

001001	src	dest	signed immediate
001010	src	dest	signed immediate
001011	src	dest	signed immediate
001100	src	dest	zero-ext. immediate
001101	src	dest	zero-ext. immediate
001110	src	dest	zero-ext. immediate
001111	00000	dest	zero-ext. immediate

ADDIU rt, rs, signed-imm. SLTI rt, rs, signed-imm. SLTIU rt, rs, signed-imm. ANDI rt, rs, zero-ext-imm. ORI rt, rs, zero-ext-imm. XORI rt, rs, zero-ext-imm. LUI rt, zero-ext-imm.

SW rt,offset(rs)

R-Type Computational Instructions

000000	00000	src	dest	shamt	000000
000000	00000	src	dest	shamt	000010
000000	00000	src	dest	shamt	000011
000000	rshamt	src	dest	00000	000100
000000	rshamt	src	dest	00000	000110
000000	rshamt	src	dest	00000	000111
000000	src1	src2	dest	00000	100001
000000	src1	src2	dest	00000	100011
000000	src1	src2	dest	00000	100100
000000	src1	src2	dest	00000	100101
000000	src1	src2	dest	00000	100110
000000	src1	src2	dest	00000	100111
000000	src1	src2	dest	00000	101010
000000	src1	src2	dest	00000	101011

SLL rd, rt, shamt SRL rd, rt, shamt SRA rd, rt, shamt SLLV rd, rt, rs SRLV rd, rt, rs SRAV rd, rt, rs ADDU rd, rs, rt SUBU rd, rs, rt AND rd, rs, rt OR rd, rs, rt XOR rd, rs, rt NOR rd, rs, rt SLT rd, rs, rt SLTU rd, rs, rt

Jump and Branch Instructions

000010	target									
000011	target									
000000	src	00000	00000	00000	001000					
000000	src	00000	00000 dest 00000 001001							
000100	src1	src2	signed offset							
000101	src1	src2	signed offset							
000110	src	00000	signed offset							
000111	src	00000	signed offset							
000001	src	00000	signed offset							
000001	src	00001	signed offset							

J target JAL target JR rs JALR rd, rs BEQ rs, rt, offset BNE rs, rt, offset BLEZ rs, offset BGTZ rs, offset BLTZ rs, offset BGEZ rs, offset

System Coprocessor (COP0) Instructions

010000	00000	dest	cop0src	00000	000000
010000	00100	src	cop0dest	00000	000000

MFC0 rt, rd MTC0 rt, rd