



JTAGPPC Controller (v2.01c)

DS298 August 12, 2008 **Product Specification**

Introduction

The JTAGPPC Controller is a wrapper for the JTAGPPC and JTAGPPC440 FPGA primitives. The JTAGPPC and JTAGPPC440 primitives allow the PowerPC[™] 405 and PowerPC 440, respectively, to connect to the JTAG chain of the FPGA. For more information about connecting the PPC405 processor to the FPGA JTAG chain, refer to the JTAG Debug Port section of the PowerPC 405 Processor Block Reference Guide. For more information about connecting the PPC440 processor to the FPGA JTAG chain, refer to the JTAG Interface section of the Embedded Processor Block in Virtex-5 FPGAs Reference Guide.

Features

- Wrapper for the JTAGPPC and JTAGPC440 primitives
- Enables the debug port of the PowerPC to be connected to the FPGA JTAG chain
- Can connect up to two PowerPC primitives
- Automatically instantiates and connects second unused PPC in any dual-PPC device

LogiCORE™ Facts					
Core Specifics					
Supported Device Family	Virtex [™] -II Pro, [Q, QR]Virtex-4, Virtex-5				
Version of Core	jtagppc_cntlr	v2.01c			
Resources Used					
	Min	Max			
Slices	N/A	N/A			
LUTs	0	1			
FFs 0 0		0			
Block RAMs	0	0			
Special Features	In Virtex-II Pro and Virtex-4: JTAGPPC In Virtex-5: JTAGPPC440				
Pro	ovided with Core				
Documentation	Product Specificat	ion			
Design File Formats	VHDL				
Constraints File	N/A				
Verification	N/A				
Instantiation Template	te N/A				
Reference Designs	None				
Design Tool Requirements					
Xilinx Implementation Tools	ISE 10.1i or higher				
Verification	N/A				
Simulation	ModelSim, NCsim	1			
Synthesis	XST				
Support					
Provided by Xilinx, Inc.					

marks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.

DS298 August 12, 2008 www.xilinx.com

^{© 2005} Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trade-



Functional Description

The JTAGPPC Controller shown in Figure 1 is a wrapper for the JTAGPPC and JTAGPPC440 FPGA primitives.




Figure 1: JTAGPPC Controller Block Diagram

In FPGA devices containing two PowerPC processor blocks (as listed in Table 2), if the JTAGPPC Controller is used to connect any PowerPC to the FPGA JTAG chain, then the design netlist must instantiate both PowerPCs and connect both of them to the JTAGPPC Controller, even if the second PowerPC instance is unused in the application. Beginning with Version 2.01, the JTAGPPC Controller wrapper automatically instantiates and connects the second unused PPC if it is not already instantiated in the design.

JTAGPPC Controller I/O Signals

The I/O signals for the JTAGPPC Controller are listed and described in Table 1. All signals listed in Table 1 are compatible with both the PPC405 and PPC440 processors.

Table 1: JTAGPPC Controller I/O Signals

Signal Name	Interface	I/O	Initial State	Description
TRSTNEG ¹	SYSTEM	I		JTAG Reset signal from user/external logic for all PowerPCs
HALTNEG0 ¹	SYSTEM	I		Processor Halt signal to first PowerPC
DBGC405DEBUGHALT0 ¹	PPC_0	О	HALTNEG0	Halt signal to first PowerPC
C405JTGTDO0 ¹	PPC_0	I		JTAG TDO signal from first PowerPC
C405JTGTDOEN0 ¹	PPC_0	I		JTAG TDOEN signal from first PowerPC
JTGC405TRSTNEG0 ¹	PPC_0	О	TRSTNEG	JTAG Reset signal to first PowerPC
JTGC405TCK0 ¹	PPC_0	О	same as primitive	JTAG TCK signal to first PowerPC
JTGC405TDI0 ¹	PPC_0	О	same as primitive	JTAG TDI signal to first PowerPC
JTGC405TMS0 ¹	PPC_0	О	same as primitive	JTAG TMS signal to first PowerPC

JTAG TMS signal to second PowerPC



Signal Name	Interface	I/O	Initial State	Description
HALTNEG1 ²	SYSTEM	I		Processor Halt signal from user/external logic (Ex: Vision Probe)
DBGC405DEBUGHALT1 ²	PPC_1	О	HALTNEG1	Halt signal to second PowerPC
C405JTGTDO1 ²	PPC_1	I		JTAG TDO signal from second PowerPC
C405JTGTDOEN1 ²	PPC_1	I		JTAG TDOEN signal from second PowerPC
JTGC405TRSTNEG1 ²	PPC_1	О	TRSTNEG	JTAG Reset signal to second PowerPC
JTGC405TCK1 ²	PPC_1	О	same as primitive	JTAG TCK signal to second PowerPC
JTGC405TDI1 ²	PPC_1	О	same as primitive	JTAG TDI signal to second PowerPC
ITGC405TMS12	DDC 1	0	same as	ITAG TMS signal to second PowerPC

primitive

Table 1: JTAGPPC Controller I/O Signals (Contd)

1. Must be connected if core is used.

JTGC405TMS1²

2. Should be left unconnected in designs that do not contain a second PowerPC instance.

O

JTAGPPC Controller Parameters

The parameters for the JTAGPPC Controller are listed in Table 2.

PPC_1

Table 2: JTAGPPC Controller Parameters

Parameter Name	Description	Allowed Values	Tool Calculated	Туре
C_DEVICE	Target device identifier. Used to determine how many PowerPC primitives exist in the part.	Single PowerPC devices: 2VP4, 2VP7, 2VPX20, 4VFX12, 4VFX20, 5VFX30T, 5VFX70T. Dual PowerPC devices: 2VP20, 2VP30, 2VP40, 2VP50, 2VP70, 2VPX70, 2VP100, 4VFX40, 4VFX60, 4VFX100, 4VFX140, 5VFX100T, 5VFX115T, 5VFX130T, 5VFX180T.	yes	string

Allowable Parameter Combinations

There are no restrictions on parameter combinations.

Parameter - Port Dependencies

When C DEVICE indicates a single PowerPC device (as listed in Table 2), ports DBGC405DEBUGHALT1, C405JTGTDO1, C405JTGTDOEN1, JTGC405TRSTNEG1, JTGC405TCK1, JTGC405TDI1 and JTGC405TMS1 must remain unconnected.

When C DEVICE indicates a dual PowerPC device (as listed in Table 2), ports DBGC405DEBUGHALT1, C405JTGTDO1, C405JTGTDOEN1, JTGC405TRSTNEG1, JTGC405TCK1, JTGC405TDI1 and JTGC405TMS1 must be connected to the second PPC instance only if it is instantiated in the design.

JTAGPPC Controller Register Descriptions

3 DS298 August 12, 2008 www.xilinx.com



Not applicable.

JTAGPPC Controller Interrupt Descriptions

Not applicable.

Reference Documents

PowerPC 405 Processor Block Reference Guide.

UG200 Embedded Processor Block in Virtex-5 FPGAs Reference Guide

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
8/12/2008	1.0	Initial Release.