



#### 4. 8-bit AES using Shift Register

Our design is based on the straight forward hardware design in Fig. 1. We use shift registers instead of multiplexer/de-multiplexer for saving some resource area. Because 16x1 Mux and 1X16 DeMux occupy more slice than shift registers, Fig. 2 shows the configuration.

##### 1. KeyExpansion using 16-byte and 4-byte registers

An 8-bit KeyExpansion is shown in Fig.2. Shift register M are 16-byte first-in-first-out(FIFO) shift registers. Registers  $r_0, r_1, r_2, r_3$  are 4-byte parallel-in-serial-rotate shift registers with 4 inputs connected from  $M_{13}, M_{14}, M_{15}, M_{12}$ , respectively. When counter C counts to 15 ( $C_3, C_2, C_1$  and  $C_0$  all equal "1" ) the data in  $M_{12}, M_{13}, M_{14}, M_{15}$  are parallel shifted to  $r_3, r_0, r_1, r_2$  to accomplish the shifting needed in AES KeyExpansion. Then  $r_0, r_1, r_2$  and  $r_3$  start to rotate 4 times at the next 4 clock cycles. 16 clocks are needed to complete a round for KeyExpansion. Therefore, 16-byte and 4-byte shift register are used for 8-bit KeyExpansion shown in Fig. 2.




Fig. 2. 8-bit KeyExpansion using shift register

##### 2. MixColumn using 16-byte and 4-byte registers

8-bit MixColumn needs two 16-byte registers S and M, ShiftRow is done by direct connection between S and M according to AES requirement. Registers  $(M_0, M_1, M_2, M_3), (M_4, M_5, M_6, M_7), (M_8, M_9, M_{10}, M_{11})$  and  $(M_{12}, M_{13}, M_{14}, M_{15})$  in Fig.3 are multiplexed to  $(b_0, b_1, b_2, b_3)$  at  $c=0, 4, 8, 12$ . Registers  $(b_0, b_1, b_2, b_3)$  starts to rotate 4 times after receiving 4 bytes data from register M. Registers  $(b_0, b_1, b_2, b_3)$  are inputs to MixColumn/InvMixColumn for further processing. Parallel-shift-16 signal psh16 is enabled when counter  $C=15$  ( $psh16 = C_3 \cdot C_2 \cdot C_1 \cdot C_0$ ) to shift the data in parallel from S to M and accomplish the 128-bit ShiftRow processing.




Fig. 3. 8-bit data-path using shift registers keeping 16 clocks per round

##### 3. Multiplication and addition in MixColumn

MixColumn and InvMixColumn are multiplied a vector  $B(x) = b_3x^3 + b_2x^2 + b_1x + b_0$  by the constant vectors  $(3, 1, 1, 2)$  and  $(b, d, e, 9)$ , respectively. If  $(b_0', b_1', b_2', b_3')$  and  $(d_0, d_1, d_2, d_3)$  are the results of mixcolumn and inverse mixcolumn, then they can be expressed as following, mentioned by Rouvroy[7].

$$\begin{bmatrix} b_0' \\ b_1' \\ b_2' \\ b_3' \end{bmatrix} = \begin{bmatrix} 2 & 3 & 1 & 1 \\ 1 & 2 & 3 & 1 \\ 1 & 1 & 2 & 3 \\ 3 & 1 & 1 & 2 \end{bmatrix} \otimes \begin{bmatrix} b_0 \\ b_1 \\ b_2 \\ b_3 \end{bmatrix} = \begin{bmatrix} 2 \cdot b_0 + (2 \cdot b_1 + b_1) + b_2 + b_3 \\ b_0 + 2 \cdot b_1 + (b \cdot b_2 + b_2) + b_3 \\ b_0 + b_1 + 2 \cdot b_2 + (2 \cdot b_3 + b_3) \\ (2 \cdot b_0 + b_0) + b_1 + b_2 + 2 \cdot b_3 \end{bmatrix} \quad (1)$$

$$\begin{bmatrix} d_0 \\ d_1 \\ d_2 \\ d_3 \end{bmatrix} = \begin{bmatrix} e & b & d & 9 \\ 9 & e & b & d \\ d & 9 & e & b \\ b & d & 9 & e \end{bmatrix} = \begin{bmatrix} 2 & 3 & 1 & 1 \\ 1 & 2 & 3 & 1 \\ 1 & 1 & 2 & 3 \\ 3 & 1 & 1 & 2 \end{bmatrix} + \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 \end{bmatrix} + \begin{bmatrix} 4 & 0 & 4 & 0 \\ 0 & 4 & 0 & 4 \\ 4 & 0 & 4 & 0 \\ 0 & 4 & 0 & 4 \end{bmatrix} \otimes \begin{bmatrix} b_0' \\ b_1' \\ b_2' \\ b_3' \end{bmatrix}$$

$$= \begin{bmatrix} b_0' + 8 \cdot (b_0 + b_1 + b_2 + b_3) + 4 \cdot (b_0 + b_2) \\ b_1' + 8 \cdot (b_0 + b_1 + b_2 + b_3) + 4 \cdot (b_1 + b_3) \\ b_2' + 8 \cdot (b_0 + b_1 + b_2 + b_3) + 4 \cdot (b_0 + b_2) \\ b_3' + 8 \cdot (b_0 + b_1 + b_2 + b_3) + 4 \cdot (b_1 + b_3) \end{bmatrix} \quad (2)$$

Expression (1) and (2) can be realized by logic circuit summarized in Fig. 4.




Fig. 4. MixColumn/InvMixColumn circuit realization

Shown in Fig. 4, register vector  $(y_0, y_1, y_2, y_3) = (b_0, b_1, b_2, b_3)$  when receiving a multiplexed data from M, and start rotate-shifting at next clock, then at next clock,  $(y_0, y_1, y_2, y_3) = (b_1, b_2, b_3, b_0)$ , the MixColumn result signal Mix\_out

$$= (2 \cdot b_1 + (2 \cdot b_2 + b_2) + b_3 + b_0 + 8 \cdot (b_0 + b_1 + b_2 + b_3) + 4 \cdot (b_1 + b_3)) = d_1$$

Thus, the circuit in Fig. 4 realizes the second row of expression (2), which is d1.

## 5. ShiftRow using BRAM

The Shift-type 8-bit AES in Section 4 needs 200 slices, which can be further reduced to 130 slices by moving shift register S and M into BRAMs A and B, BRAM-type is called for such implementation. Observing the ShiftRow connect of S and M in fig. 3, it is found  $M(0,1,2,3,4,5,6,7..)=S(0,5,10,15,4,9,14,3..)$ . Therefore, ShiftRow in BRAMs can use a 4-bit count-up-5 counter C5, as the output address addrA, addrB of Memory A and B, respectively. Another 4-bit counter C, which is a count-up-1 counter, is used for input address in Fig.5. The Round Switching Signal (rsw) switches the input/output of A and B at each round. Parallel load (pld) is performed when the value of C equals to 3,7,11,15, or  $(pld=C1 \cdot C0)$ .




Fig. 5. ShiftRow, Mixcolumn and Sbox configuration

When A is inputting data from Sbox, then B must be outputting data as well as shifting row to MixColumn and vice versa. A count-down-3 binary counter C3, is used for InvShiftRow by the same observation. If encryption signal  $encp = "1"$  then C5 is selected for encryption else C3 is selected for decryption.

## 6. Performance Comparison

Table 1 lists our two types of 8-bit AES Implementation and ASIP, which run in 2 Xilinx FPGA Chip (XC2S30, XC2S15) and synthesized by ISE 8.2i.

The comparison basically shows that our designs have 66% (Shift-type) and 6.6% (BRAM-type)

increases in slice number, respectively, both achieve more than 12 times (1200%) increase in throughput as well as over 8 times increase in throughput/slice.

Table. 1  
Comparison our design with ASIP

Design & FPGA	ASIP Spartan-2 (XC2S515-6) [8]	Ours(Shift-type) Spartan-2 XC2S30	Ours(BRAMS-type) Spartan-2 XC2S15
Encipher cycles	3691	160	160
Max. Clock Freq.	72.3MHz	38.5MHz	34MHz
Datapath Bits	8	8	8
Slices	122	200	130
NO.of Block RAMs used	2	2	4
Block RAM Size(kbits)	4	4	4
Throughput(Mbps)	2.18	30.83	27

## 7. Concluding Remarks

Both types of our design provide high throughput choices for low area (under 200 slices) FPGA design without software development cost when comparing to ASIP.

BRAM-type achieves 130 slices but needs 4 BRAMs while Shift-type achieves 200 slices and only 2 BRAMs needed. There is a trade off between slice area and BRAMs for our two types implementations.

## 8 References

- [1] NIST. Announcing the advanced encryption standard(AES), FIPS 197. Technical report, National Institute of Standards and Technology, November 2001.
- [2] X. Zhang and K. K. Parhi, "High-speed VLSI architectures for the AES algorithm," IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
- [3] A. Satoh, S. Morioka, K. Takano, and S. Munetoh, "A Compact Rijndael Hardware Architecture With S-Box Optimization," in Proc. LNCS ASIACRYPT'01.
- [4] Alireza Hodjat, Ingrid Verbauwhede, "Minimum Area Cost for a 30 to 70 Gbits/s AES Processor", IEEE Computer society Annual Symposium on VLSI, 2004. Proceedings.
- [5] Ricardo Chaves, Georgi Kuzmanov, Stamatis Vassiliadis, Leonel Sousa, "Reconfigurable Memory Based AES Co-Processor", IPDPS 2006. 20th International Parallel and Distributed Processing Symposium.
- [6] Pawel Chodowiec, Kris Gaj, "Very Compact FPGA Implementation of the AES Algorithm", CHES 2003.
- [7] G. Rouvroy, F.-X. Standaert, J.-J. Quisquater, J.-D. Legat, "Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications", Information Technology Coding and Computing, 2004. Proceedings. ITCC 2004,
- [8] Tim Good, Mohammed Benaissa, "Very small FPGA application-specific instruction processor for AES", IEEE Trans. Circuit and System, vol. 53, no. 7, 2006.