Praktikum/Forschungpraktikum Embedded System Design

Chair for Processor Design, cfaed, TUD


Winter Semester, 2019-2020

Lab 1 – Introduction to Working with Zyng-based System within Xilinx Vivado

In this lab, the students will be guided through two tutorials to know how to instantiate the Zyng Processing Subsystem (PS) within the Xilinx Zynq-based FPGA. After that, the students will write a simple C/C++ code to run on ARM inside the PS to interact with the outside world through the UART Serial interface. Next, the students will implement a simple hardware on the Programmable Logic region of the FPGA. The ARM interacts with this hardware through the AXI-Lite interface perform a simple addition operation. The purpose of this lab is to show the students the basic structures of a computer architecture how the software (running on ARM) can communicate with the hardware (running on the FPGA). There are two homework assignments after the lab which focus more on the hardware development with Hardware Development Language. The students can choose Verilog, VHDL or any other language for development which is supported by Xilinx Vivado.

Introduction

The development board that we are going to use throughout the module is Avnet Ultra96 v1 as shown below. It is equipped with the latest Xilinx Zynq UltraScale+ ™ MPSoC and other peripherals such as Wifi, Bluetooth, USB-3 ports, etc. More information of the board can be found here.





Besides, in order to work and debug with the board, an extra circuit is required to enable JTAG. It allows loading bitstream and ARM executable code from the PC to the board. It is also possible to use Vivado Chipscope to analyze the signals of the hardware accelerators within the FPGA via JTAG. That circuit is Ultra96 USB-to-JTAG/UART Pod. It is attached to the board as follows. More information about it can be found here.



The design tool used in this module is Xilinx Vivado Design Suite - HLx Editions version 2018.1. It is free to download and there is a 30-day evaluation period with full features. However, if the students are accessing our lab server, they can have access to our licenses to use Vivado. The students can download the tool here. Please note that the students need to register for an account on Xilinx to get the tool.

Lab 1 - A






This is the main GUI of Vivado where most of the works are done. The Flow Navigator pane on the left shows most of the basic steps throughout the design flow.

The Sources panel lists all of the hardware design, simulation and constraint files used in the project. In the lower right panel, there are multiple tabs.


- The Tcl Console shows all of the TCL commands used by Vivado to interact with the project. It means that everything can be done by a TCL script without opening the GUI.
- The Messages tab summarizes all of the messages written in the Log tab.
- The reports for each development step are shown in the Reports tab.

• In the Design Runs tab,

you can control the synthesis/implementation processes with different constraints and parameters to synthesize the design as well generating the bitstream to load into the FPGA.




In the Flow Navigator pane, under the IP INTEGRATOR, click "Create Block Design", choose the "Design Name" if needed, then click OK. The block design environment will be opened with the Diagram panel. This most useful feature provided by Vivado is to enable drag-anddrop mechanism in designing with FPGA by wrapping the IPs (hardware libraries) into blocks. The blocks can be easily connected together either automatically if they are known by Vivado, or manually by using the mouse.




Click the blue plus button to add IP. Search for the Zynq UltraScale+ MPSoC. Double-click the entry to add the Zynq block into the design. This step is necessary to enable the ARM cores within the PS. It is also required to connect the hardware accelerators to the PS.

Click "Run Block Automation" to initialize the block based on the board configuration.


Press "Ctrl + S" to save the design. Click "Generate Bitstream" in the Flow Navigator. If there is no issue with the design, Vivado will generate the bitstream. However, in this case, after checking the design, it detects that some clock pins are not properly connected. Those pins are for the AXI interfaces which are enabled by default. You can either double click on the Zynq block to try to disable them, or you can connect the







"pl_clk0" pin of the Zynq block to those AXI clock pins.

This time, Vivado complains that the Top module is not set. At this stage, only the high-level block design is made. Vivado, which is made to work with HDL-based . designs, doesn't know which one is the top module of the design to start implementing from that. A block design can either be a top module of used inside another HDL module. In the latter case, an IP can be easily created from other IPs by using block design and then used as a big IP in other module. It is one of the biggest features of Vivado to make it easier to work with FPGA.



Now, go to the Sources tab, right click on the block design that is just created (design_1.bd). Click "Create HDL Wrapper", choose "Let Vivado manage wrapper and auto-update". If this option is selected, from now on, every change is made for the block design will be updated automatically by Vivado. It is not needed to create a new wrapper anymore. After creating the wrapper, Vivado automatically chooses it as the top module (notice the little icon with three squares in which the top one is green).






The next step is to create a Board Support Package to the system with the necessary drivers to control the IP.


Click "File → New → Board Support Package". Use the default configurations as shown in the figure. Then click "Finish". Another prompt will be opened to configure the BSP or select the drivers to be included. Click OK to generate the BSP with default settings. The code will be generated and compiled automatically.

Now we need to create an application based on that BSP. Click "File → New Application". Make sure that you select the BSP that was just created as a reference one. The processor must also match with the BSP.

Click "Next" to choose the "Hello World" template, then "Finish".

The hello world application will be compiled. Now it's ready to be downloaded into the board.







Before starting the board, make sure that the correct BOOT MODE is selected. We are going to work with the board via JTAG, please go ahead and look for the place where it can be configured. Hint: they are the physical switches on the board.

Once it is done. Plug in the JTAG pod, the micro-USB cable to that pod, power cable to the board then power it on.

A serial console is needed to communicate with the board. The Port on your system may be different than this example. However, the speed must be set as shown.





Now, go back to Xilinx SDK.


Right click on the

"hello_world" application →

Run as → Run Configurations

Double-click on the "Xilinx C/C++ application (System Debugger)" to create a new configuration to run the application.

Make sure that the Bitstream File is correct and the "Reset entire system" + "Program FPGA" options are checked.





Click "Apply" to save the lab1A.sdk - C/C++ - hello_world/src/helloworld.c - Xilinx SDK File Edit Navigate Search Project Run Xilinx Window Help configuration. Run System Debugger using Debug_hello_world.elf on Local

Run System Debugger using Debug_hello_world.elf on Local

system.nun

Run System Debugger using Debug_hello_world.elf on Local

Run System Debugger using Debug_hello_world.elf on Local ✓ ② design_1_wrapper_hw_platform_0 ⊕* Copyright (C) 2009 - 2014 Xilinx, Inc. All right You can click "Run" to start design_1_wrapper_nw_platto
design_1_wrapper.bit
psu_init_gpl.c
psu_init_gpl.h ⊕ /*

* helloworld.c: simple test application

* downloading the bitstream g psu_init.c * This application configures UART 16550 to baud r as well as the executable file for the ARM. Alternatively, the green start button on the main GUI page can be used for the same purpose after making sure that the "hello_world" entry in the "Project Explorer" pane is highlighted. After running the application, de jot Bregets Seget Erget für Kire Kindow Help Chick Access | 20 the progress can be seen ** D \$ 000 H \$100 HM ** D Formus Davis Res (C) 2000 - 2014 Million For All within the Progress Tab in the lower right corner. The bitstream will be " uarthu550 9000
" uartlite Configurable only in Mc design
" psr_uart 115200 (configured by boofcom/tab) downloaded to the FPGA as well. main()
init_platform(); print("sello meridiale") cleanup platform(); return 0; make: Nothing to be done for 'all', Witable Smart Insert 40-22 Least-line System Debug, Local (NYS) - 1 Progress Information Programming FPGA 70% 3MB 1.8MB/s ??:?? ETA Cancel <u>D</u>etails >> COM9 - PuTTY Nevertheless, there is nothing printed on the console! It means that either the configurations are wrong or the application is not executed correctly.

Let's try to debug the application on the board. Set the break point at the print statement. Then click the "Debug" button.

You will see that the executable file for ARM and the bitstream for FPGA will be downloaded.


When the Debug perspective is switched to and the application is successfully downloaded to the ARM, it will stop at the beginning of the "main" function. Press F6 to step over the function "init_platform" and the "print" statement.

It seems that the application is executed correctly. In this case, the possible reason is that the output from the ARM is not correctly routed through the JTAG to the PC. The BSP configuration should be checked. Please look for the solution by yourselves.


Hint: look for the tutorial on Avnet. You may need an account there to download.

Once you have fixed the BSP configuration. The console should be able to capture the data sent from the board.


Now you can write a more sophisticated application to take inputs from the console and react to that as well.









Lab 1 – B





The code template generated by Vivado will be in VHDL or Verilog depending on the initial project configuration for the target language. It can also be changed in the Project Settings if it's already created. The settings can be found under the Project Manager inside the Flow Navigator.



In case of Verilog, the file simple_adder_v1_0_S00_AXI. v implements the actual logic used to process the write and read command from the ARM. Currently, it supports 4 registers that can be accessed by the ARM.

290 🖨

292

293 ; 294 (

296 🖯

297 🖨

298 🖨

299 🗀

302

303 🗀

For AXI communication protocol, there are 2 basic channels: READ and WRITE. For each channel, there are two sub-channels: request and response. For the READ request, the response is the value of the indicated register. For the WRITE request, the response is the acknowledgement that the

```
if (axi_awready && S_AXI_AWVALID) && ~axi_bvalid && axi_wready && S_AXI_WVALID)

begin

// indicates a valid write response is available

axi_bvalid <= 1'bi;

axi_bresp <= 2'b0; // 'OKAY' response
end

// vork error responses in future

else

begin

if (S_AXI_BREADY && axi_bvalid)

//check if bready is asserted while bvalid is high)

// (there is a possibility that bready is always asserted high)

begin

axi_bvalid <= 1'b0;
end

end
```

request is processed. In the current implementation, the response is asserted immediately 1 clock cycle when the request is received. For more information about the AXI protocol, please visit HERE.


The registers are accessed by ARM via the Address signal within each channel depending on the type of the request (read or write). Therefore, for AXI4-(Lite), it is called Memory-mapped interface to differentiate from the AXI-S which is a Streaming interface.

```
always @( posedge S_AXI_ACLK )
345 E
346 🖨
          begin
            if ( S AXI ARESETN == 1'b0 )
347 🖨
348 🖨
              begin
                axi_rvalid <= 0;</pre>
349
350
                axi_rresp <= 0;</pre>
351 🗀
              end
352
            else
353 🖨
              begin
354 🗀
                if (axi_arready && S_AXI_ARVALID && ~axi_rvalid)
355 🖶
                  begin
                    // Valid read data is available at the read data bus
356
                    axi rvalid <= 1'b1;
357
                    axi_rresp <= 2'b0; // 'OKAY' response
358
359 🖨
360 ⊟
                  end
                 else if (axi_rvalid && S_AXI_RREADY)
361 🗀
                  begin
362
                    // Read data is accepted by the master
                    axi_rvalid <= 1'b0;</pre>
363
364 🖨
                  end
365 ⊖
366 ⊖
              end
          end
```

For example, for the write request, this block of code decodes the Address signal (axi_awaddr) then write the data to the corresponding register.

```
always @( posedge S AXI ACLK )
             begin
if ( S_AXI_ARESETN == 1'b0 )
223 🗏
                  begin
slv_reg0 <= 0;
slv_reg1 <= 0;
225 🖯
226
227
                     slv_reg2 <= 0;
slv_reg3 <= 0;
228
230 (A)
231 (D)
232 (D)
                else begin
if (slv_reg_wren)
233 🖨
234 🖯
                       case ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
235 🗎
                            'ho:
for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
if (S_AXI_WSTRB[byte_index] == 1 ) begin
236 (D)
237 (D)
238 (D)
                                  // Respective byte enables are asserted as per write strobes
240
                                  slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte index*8) +: 8];
241 (a)
242 (b)
243 (c)
                             for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
```

always @(posedge S_AXI_ACLK) In this example, the adder if (S_AXI_ARESETN == 1'b0) only takes 2 inputs. 222 🖨 slv_reg0 <= 0; 223 Therefore, we only need to slv_reg1 <= 0; 224 225 🖯 // slv_reg2 <= 0; slv_reg3 <= 0; provide write access to 2 226 🖨 // end 227 🖨 registers. Modify the file 229 if (slv_reg_wren) simple adder v1 0 S00 AXI. begin case (axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB]) v as shown. 232 233 🖯 for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1) if (S_AXI_WSTRB[byte_index] == 1) begin
 // Respective byte enables are asserted as per write strobes 234 235 🗒 236 🗎 // Slave register 0 slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8]; 238 🖒 end 239 🖯 240 Ö for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1) if (S AXI WSTRB[byte index] == 1) begin // Respective byte enables are asserted as per write strobes 242 🗒 243 🖨 // Slave register 1 244 slv_reg1[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8]; end 247 // 248 // for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1) if (S_AXI_WSTRB[byte_index] == 1) begin 249 // Respective byte enables are asserted as per write strobes 250 // Slave register 2 251 slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8]; 252 end 253 2'h3: for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1)
 if (S_AXI_WSTRB[byte_index] == 1) begin</pre> 254 256 // Respective byte enables are asserted as per write strobes 257 // Slave register 3 258 slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];</pre> 259 🖨 // 260 🖯 default : begin slv_reg0 <= slv_reg0; 261 slv_reg1 <= slv_reg1; 263 🖯 // slv_reg2 <= slv_reg2;
slv_reg3 <= slv_reg3;</pre> 264 🗎 // 265 🚊 end 266 🖨 endcase 267 🗀 end end At the end of the file, add our 401 🖯 // Add user logic here 402 //implement the Addition functionality on two registers, the result own logic there to perform 403 🖨 //is written to the third register the addition. 404 🗇 always @(*) begin 405 : slv_reg2 = \$signed(slv_reg0) + \$signed(slv_reg1); 406 407 // User logic ends After that, click the "Package Elle Edit Flow Iools Repgris Mindow Layout Yew Help Q- Quick P B O E K P X IP" under the Project Flow Havigator E 0 9 _ PROJECT MANAGER - edt_simple_adder_vt_0 Manager inside the Flow Sources 7 _ D D X O Settings Q = + H 00 Add Sources Navigator to open the Language Templates simple_adder_v1_0 (simple_sidder_v1_0v
 simple_adder_v1_0_500_AXI_inst: simple_adder_v1_0_500_AXI_inst: simple_sidder_v1_0v Package IP tab. The changes Q = + + C Package IP # File Groups you made to the files will be Source File Properties $? = \square \boxtimes \times$ Create Block Design detected here and it asks for simple_adder_v1_0_S00_AXI.v ✓ Ports and interfaces Generale Stock Design you to merge it into the IP Z Enabled Ut Layout (1) ⇒ Block Diagram (1) description. Go into each Review and Package Tcl Console Messages Log Reports Design Runs × Packaging Steps to review Name Constants Status Progress LUT FF BRAIES CSP IO BUFG WING TNS WING THS TOTAl Power Failed Ros
- Ingl.1 consts...1 Not started 0%
- Ingl.1 consts...1 Not started 0% and merge the changes. Run Synthesis > Open Synt MPLEMENTATION



Open the Address Editor tab, it can be seen that the IP is assigned an address that can be accessed by the ARM. We don't need to remember this address because it will be stored as a macro when a BSP is created within the Xilinx SDK.

Click Generate Bitstream. Once it's finished, it asks to open the Implemented Design, Click OK to open it.

You can see where these components are placed on the FPGA inside the Device tab.


Inside the Netlist tab, right click on any component → Highlight Leaf Cells → choose color. Then the respective sub-components will be highlighted.


Question: In the Timing tab, you can see the timing-related reports. What do they mean?

In the Project Summary tab, if you click on the Table option within the Post-Implementation Utilization, the overall resources utilization of the design will be displayed.

Question: what are "postsynthesis" and "postimplementation"?

Question: how do you find the resource utilization of every individual module?





ネード

lab1B.sdk - C/C++ - adder/src/helloworld.c - Xilinx SDK п Now, export the hardware + Elle Edit Navigate Search Project Bun Kilinx Window Help bitstream then launch the Quick Access Project Explorer 💥 system.hdf system.mss helloworldc 23 helloworldc 23 helloworldc: simple test application PO RON " SDK. E Pz & w o # o

stdio.h

platform.h

sul_printf.h

main():int unsT 16550 to bau
a not initialized by this ap
configures it to baud rate 115200

| UART TYPE BAUD RATE

| Uart 1550 9600
| Wartlite * This application configures UART 16550 to baud rate 9600.

* PS7 UART (Zyng) is not initialized by this application, since bootnom/bsg configures it to baud rate 115200 Create the BSP and an application based on the > LE hellowerld.
> \(\hat{\text{hellowerld.}} \)
\(\hat{\tex uartns550 9600
wartlite Configurable only in HW design
ps7_wart 115200 (configured by bootcom/bap) Hello World template. Winclude <stdio.h>
Winclude "platform.h"
Winclude "xil_printf.h" psu_init_gpl.c psu_init_gpl.h pou_init_gpl.h
gpu_init.c
ppu_init.c
ppu_init.h
gpu_init.html
ppu_init.tel
gystem.hdl

\$\int_{\text{standalone,bpp.0}}\$
i BSP Documentation
\$\int_{\text{spu_contexa53,0}}\$
Makefile = int main() init_platform(); print("Hello World\n\r"); cleanup_platform(); return 0; ▲ Target Connections 🏻 □ □ Pro... ⊠ A Tacks □ Co... □ Pro... □ SD... □ □ ■ SDK Log ⊠ B - 0 16:52:16 INFO
16:52:17 INFO
16:52:20 INFO
16:52:21 INFO
16:52:21 INFO : Registering command handlers f.,
: Launching XSCT server: xSCT.ba
: XSCT server has started succes
: Successfully done setting XSCT
: Successfully done setting SDC i
: Processing command line option Hardware Server
 Linux TCF Agent
 CEMU TcfGdbClient 0 errors, 9 warnings, 6 others > ds Warnings (9 items)
> i Infos (6 items) Writable Smart Insert 3:1 Iab1B.sdk - C/C++ - standalone_bsp_0/psu_cortexa53_0/include/xparameters.h - Xilinx SDK In the Project Explorer, Elle Edit Navigate Search Project Bun Xilinx Window Help expand to the folder Quick Access □ 🗎 system.hdf 🕍 system.mss 🕝 helloworld.c 🕞 xparameters.h 🖫 🖰 🖰 👺 O 🖼 🐾 Project Explorer 💢 psu_cortexa53_0/include of Edefine XPAR_XSDPS_1_HAS_CD 0 #define XPAR_XSDPS_1_BUS_NIDTH 4 #define XPAR_XSDPS_1_DUS_NIDTH 4 #define XPAR_XSDPS_1_MTO_BANK_1 #define XPAR_XSDPS_1_HAS_EMIO_0 XPARAMETERS_H A
XPAR_CPU_ID the BSP that you have just XPAR PSU CORTEXA created. Look for the file XPAR PSU CORTEXA XPAR_PSU_CORTEX/ XPAR_CPU_CORTEX/ XPAR_PSU_PSS_REF_ xparameters.h xparameters_ps.h XPS_BOARD_ULTRAS XPAR_NUM_FABRIC_ You can see in the file that STDIN_BASEADDRES h xparameters.h

xyplatform_info.h

xyseudo_asm_gc.h

xyseudo_asm.h

xreg_contexa53.h

xresetps_h

xrtcpsu_hw.h

xxtcpsu_hw.h

xxtcpsu_h

xxtcpsu_h

xxtcpsu_h

xxtcpsu_h STDOUT BASEADOR PLATFORM ZYNOM there are several macros XSLEEP TIMER IS DE XSLEEP_TIMER_IS_DE XPAR_XAVBUF_NUM XPAR_PSU_DP_DEVIC XPAR_PSU_DP_BASE. XPAR_PSU_DP_HIGH XPAR_XAVBUF_O_DE XPAR_XAVBUF_O_DE defined for the ADDER /* Definitions for driver SPIPS */
#define XPAR_XSPIPS_NUM_INSTANCES 2 hardware. /* Definitions for peripheral PSU_SPI_0 */
#define XPAR_PSU_SPI_0 DEVICE_ID 0
#define XPAR_PSU_SPI_0 BASEADOR @XFF040000
#define XPAR_PSU_SPI_0 HIGHADOR @XFF04FFFF
#define XPAR_PSU_SPI_0_SPI_CLX_FREQ_HZ 200000004 xscugic_hw.h XPAR_XAVBUF_0_HIC # XPAR_XAVBUF_0_HK

XPAR_XAXIPMON_N

XPAR_PSU_APM_0_0 ~ - Co. Pro. SD. - SDK Log SS RR - n 16:52:16 INFO 16:52:17 INFO 16:52:20 INFO 16:52:20 INFO 16:52:21 INFO 16:52:21 INFO Hardware Server
 Linux TCF Agent
 M QEMU TcfGdbClient 0 errors, 9 warnings, 6 others > & Warnings (9 items)
> i Infos (6 items) • Writable Smart Insert 803 : 56

```
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xparameters.h"
Modify the file helloworld.c
as shown then run the
                                                      #include "xil_types.h"
application to see the results.
                                                       #define HW_ADDER_REG_A XPAR_SIMPLE_ADDER_0_S00_AXI_BASEADDR
                                                      #define HW_ADDER_REG_B_XPAR_SIMPLE_ADDER_0_S00_AXT_BASEADDR + 4
#define HW_ADDER_REG_C_XPAR_SIMPLE_ADDER_0_S00_AXT_BASEADDR + 8
Question: why can we access
the registers by using the
                                                    ⊖ int main()
pointers like that?
                                                           int *b;
                                                           int *c;
                                                          a = (UINTPTR) HW_ADDER_REG_A;
b = (UINTPTR) HW ADDER REG B;
                                                          c = (UINTPTR) HW_ADDER_REG_C;
                                                          init_platform();
                                                           \label{print("This program test the simple AXI-Lite adder hardware implementation on the FPGA\n\r");}
                                                           for (i = -5; i < 5; i++){}
                                                               *a = i;
*b = 2 * i;
                                                               printf("a = %d, b = %d, c = %d\n\r", *a, *b, *c);
                                                           cleanup platform();
The results should look like
                                                     PuTTY
this
```

Lab 1 – Homework 1

Extend the above HW adder as an ALU to support addition, subtraction, multiplication and power functions. You should have one Status/Command register with at least 2 fields:

- 1 read/write field called OP used to set the desired operation,
- 1 read-only field called DONE to check the status of the operation (the power function may take several clock cycles to complete depending on how you implement it)

The other two read/write registers are used as inputs. The last one, read-only, is used as output result.

The ARM first set the desired operation, write the inputs, wait until DONE is 1, then read the result.

Lab 1 – Homework 2

Extend the Homework 1 to support vector operations. There will be two input vectors. Each vector has one corresponding register. The elements of each vector are written one by one to its register.

For example, REGISTER_1 is used for VECTOR_A, REGISTER_2 is used for VECTOR_B.

The elements of VECTOR_A are transferred to the hardware from ARM as such:

```
For (I = 0; I < size of vector; i++):

Write VECTOR A[I] to REGISTER 1
```

In this case, when designing the hardware, consider REGISTER_1 as a point of entry. You should maintain your own counter for VECTOR_A to count the number of elements and to address into the memory on the FPGA to store the element. For example, you should do something like this in your hardware:

```
If write to REGISTER_1:

VECTOR_A_mem[counter_A] = REGISTER_1

counter_A = counter_A + 1
```

The Status/Command register is used by ARM to set the number of elements, the desired operation and to check the DONE status. Whenever there is a write to this register, you reset the counter_A to 0 to wait for the data for VECTOR_A. Similarly for VECTOR_B. When both counters reach the desired number of elements set by the ARM initially, start the computation.

You should write a separate FSM to do the computation.

You should use a dual port BRAM on the FPGA to store the data for each input vector. One port is used to write the data from ARM. The other one is used to read to compute. Similarly for the result vector, one port is used to write the result to, the other one is used to read to return to ARM.

