Praktikum/Forschungpraktikum Embedded System Design Chair for Processor Design, cfaed, TUD Winter Semester, 2019-2020

Lab 2 – Designing Hardware Accelerators with Streaming Interface for High-speed and Low-latency Continuous Data Transaction

In this lab, the students will be guided through two tutorials to know how to work with the AMBA AXI-Stream interface and how to use ChipScope to debug on the FPGA. There are two homework assignments after the lab which focus more on the performance analysis between using the AXI4-Lite and AXI-Stream interface. Besides, the students need to perform the analysis at the system level where multiple accelerators are trying to access the memory at the same time.

Introduction

AMBA AXI (Advanced eXtensible Interface) is the industry-standard communication interface proposed by ARM. It is used in almost every recent System-on-Chip design. The purpose of having a standard interface is that SoC design companies can easily integrate the IPs from the IP vendors into their system without knowing the internal implementations. IP vendors are the ones who are exclusively designing and selling IPs (such as video encoder, decoder, encryption, decryption, etc.). It is similar to plugging in the USB-compatible devices into the computers. There are other similar interfaces such as IBM PLB (Processor Local Bus, quite popular 15-20 years ago), Wishbone (an open-sourced interface used mainly by the designs published on OpenCores).

The latest AXI version is 5, however, only version 4 is supported by Xilinx Vivado. Official specifications from ARM can be found here. The ARM specification is very sophisticated with many features. It is up to the provider to support all of the features or just a subset of them. The document provided by Xilinx is found here. It discusses which features are supported by Xilinx IP and the corresponding standard IPs.

AXI-Stream Interface

Table 3-2: AXI4-Stream Signals

Signal	Status	Notes
TVALID	Required	
TREADY	Optional	TREADY is optional, but highly recommended.
TDATA	Optional	
TSTRB	Optional	Not typically used by end-point IP; available for sparse stream signalling. Note: For marking packet remainders, TKEEP rather than TSTRB is used.
TKEEP	Absent	Null bytes are only used for signaling packet remainders. Leading or intermediate Null bytes are generally not supported.
TLAST	Optional	
TID	Optional	Not typically used by end-point IP; available for use by infrastructure IP.
TDEST	Optional	Not typically used by end-point IP; available for use by infrastructure IP.
TUSER	Optional	





Figure 1: The AXIS Communication between Master and Slave (http://fpgasite.blogspot.com/2017/07/xilinx-axi-stream-tutorial-part-1.html)

Lab 2 - A

Create a new project. When Create and Package New IP a new project is opened, Specify name, version and description for the new peripheral create a new IP and name it similar to the picture. Name: simple_axis 1.0 Version: 0 Display name: simple_axis_v1.0 0 Description: My First AXIS IP 0 IP location: /home/tuann/Projects/TUDresden/ESD/Praktikum/ip_repo Overwrite existing ? <u>F</u>inish Cancel < <u>B</u>ack <u>N</u>ext >

Create and Package New IP Create 2 AXIS interfaces as shown: S00_AXIS (slave) and Add Interfaces Add AXI4 interfaces supported by your peripheral M00_AXIS (master). Then click "Next" ☐ Enable Interrupt Support + -Name S00_AXIS 0 Interfaces Interface Type S00_AXIS
M00_AXIS Interface Mode Slave Data Width (Bits) Memory Size (Bytes) 64 Number of Registers 4 [4..512] - SOO_AXIS MOO_AXIS myip_v1.0 ? < <u>B</u>ack <u>F</u>inish Cancel Create and Package New IP Add Interfaces Add AXI4 interfaces supported by your peripheral ☐ Enable Interrupt Support Name M00_AXIS 0 Interfaces Interface Type Stream S00_AXIS
M00_AXIS Interface Mode Master Data Width (Bits) 32 Memory Size (Bytes) 64 Number of Registers 4 [4..512] - SOO_AXIS MOO_AXIS myip_v1.0 ? < <u>Back</u> Next > <u>Finish</u> Cancel




You need to update the module instantiations for AXIS Slave and AXIS Master accordingly to the changes in the previous step.

Similarly, you need to update the port descriptions and related signal assignments for those two modules as well.

You can use the code I prepared here to replace the Xilinx generated files: https://www.dropbox.com/sh/dzlpb https:/


```
// Instantiation of Axi Bus Interface S00_AXIS
           simple_axis_v1_0_S00_AXIS # (
.C_S_AXIS_TDATA_WIDTH(C_S00_AXIS_TDATA_WIDTH)
45
46
47
           ) simple_axis_vl_0_S00_AXIS_inst (
48
                .S_AXIS_ACLK(s00_axis_aclk),
49
                 .S_AXIS_ARESETN(s00_axis_aresetn),
                .S_AXIS_TREADY(s00_axis_tready),
.S_AXIS_TDATA(s00_axis_tdata),
50
51
52
53
54
                .S_AXIS_TSTRB(s00_axis_tstrb),
                .S AXIS TLAST(s00 axis tlast)
                .S_AXIS_TVALID(s00_axis_tvalid)
55
56
57
58
59
      // Instantiation of Axi Bus Interface M00 AXIS
           simple_axis_v1_0_M00_AXIS # (
.C_M_AXIS_TDATA_WIDTH(C_M00_AXIS_TDATA_WIDTH),
           .C_M_START_COUNT(C_M00_AXIS_START_COUNT)
) simple_axis_v1_0_M00_AXIS_inst (
60
61
62
                .M AXIS ACLK(m00 axis aclk),
63
                .M AXIS ARESETN(m00 axis aresetn),
64
                .M_AXIS_TVALID(m00_axis_tvalid),
65
                 .M AXIS TDATA(m00 axis tdata),
66
                 .M_AXIS_TSTRB(m00_axis_tstrb),
67
                .M AXIS TLAST(m00 axis tlast),
68
                .M_AXIS_TREADY(mOO_axis_tready)
```

After that, merge all changes in the Package IP tab and make sure that you have 4 source files as shown.




In the Customization Parameters of the Package IP, right click on the available parameters, choose edit \rightarrow check the Visible in **Customization GUI to allow** changes from the Block Design. Then click Re-Package IP to save the changes and close


the Edit IP project.





Go back to the original project, create a block design, add the Zyng then **Block Automation.**


Then configure the Zynq block as shown.












Lab 2 - B


The results are not correct.
However, the state machines
of the accelerator seems to
work correctly because the
numbers of data that is
received and sent back are
consistent.

We need to debug the design
to see what is happening on
the FPGA to locate the issue.

First we need to verify that
the data sent by the
DMA_TO_SLAVE to the IP are
correct and we only have the
issue with the results.




Similarly, add another ILA and connect two of them as shown. One ILA is for the Slave port, the another one is for the Master port.




Click Generate Bitstream. In the meantime, go to SDK, set two breakpoints as shown. One is just before sending the data to the IP, and the other is just after receiving the results from the IP.

```
system.mss
                            ♠ helloworld.c \( \mathbb{M} \) system.mss
                                                                                 - E
             system.hdf
     //initiate the transfer to device
     status = XAxiDma SimpleTransfer(&axi dma[DMA TO SLAVE DEVICE ID],
                                     (UINTPTR) in_test_data,
SIMPLE_AXIS_NUM_WORDS * sizeof(int),
                                     XAXIDMA DMA TO DEVICE);
     if (status != XST SUCCESS){ return XST FAILURE;}
     //instruct the DMA FROM MASTER to receive the data
     status = XAxiDma SimpleTransfer(&axi dma[DMA FROM MASTER DEVICE ID],
                                     (UINTPTR) out_test_data,
                                     SIMPLE_AXIS_NUM_WORDS * sizeof(int),
                                     XAXIDMA DEVICE_TO_DMA);
     if (status != XST_SUCCESS){ return XST_FAILURE;}
     //wait for the DMA TO SLAVE to finish
     while (XAxiDma_Busy(&axi_dma[DMA_T0_SLAVE_DEVICE_ID],XAXIDMA_DMA_T0_DEVICE)){}
     xil_printf("finish dma to slave\n\r");
//wait for the DMA FROM MASTER to finish
     while (XAxiDma Busy(&axi dma[DMA FROM MASTER DEVICE ID], XAXIDMA DEVICE TO DMA))+
     xil printf("finish dma from master\n\r");
     //everything is done, now invalidate the output result to read from DDR
     Xil DCacheInvalidateRange((UINTPTR) out test data, SIMPLE AXIS NUM WORDS * size(
     status = XST SUCCESS;
     for (i = 0; i < SIMPLE_AXIS_NUM_WORDS; i++){
       if (out_test_data[i] != in_test_data[i] + 1) {
         status = XST_FAILURE;
```


Once the bitstream generation from Vivado is complete, export the new bitstream and start debugging. The Debug perspective will be opened, once the bitstream and the application are loaded, the ARM will be stopped at the main() function.






Under the Settings tab of the Settings - hw_ila_1 × Status - hw_ila_1 ILA that you are current Trigger Mode Settings opening, set the trigger Trigger mode: BASIC_ONLY > position in window to 1. We can capture at most 1024 data, and we are sending Capture Mode Settings 1024 data to the IP. We need ALWAYS Capture mode: to see the whole signals from Number of windows: [1 - 1024] the beginning. ▼ [1 - 1024] Window data depth: 1024 [0 - 1023] Trigger position in window: Set the trigger to sense the Trigger Setup - hw_ila_1 × Capture Setup - hw_ila_1 AXIS_TVALID signal when it Q + - D Radix Value Name Operator gets value 1. When ever the design_1_i/simple_axis_0_M00_AXIS_TVALID signal is 1, all signals connected to the ILA will be captured from this point onwards until the buffer is full. The values will be shown as a waveform. Press the "rectangle" button Waveform - hw_ila_1 to start the trigger. It will wait for the signal TVALID. ILA Status: Waiting Value Name Similarly, setup the another 🌡 d...Y ILA and start the trigger. **₩** de.. **l** d... 🌡 d... <u></u> ⊌ d... 🌡 d... 🌡 d...D 🌡 d... d d..

Go back to SDK, click - system.mss system.hdf in helloworld.c ⋈ in system.mss "resume" to resume the execution of the application. //we need to flush the cache to DDR Xil_DCacheFlushRange((UINTPTR) in_test_data, SIMPLE_AXIS_NUM_WORDS * sizeof(int) It will stop at the breakpoint that we set earlier. //initiate the transfer to device status = XAxiDma_SimpleTransfer(&axi_dma[DMA_TO_SLAVE_DEVICE_ID], (UINTPTR) in_test_data,
SIMPLE AXIS NUM WORDS * sizeof(int), Click resume again to run to XAXIDMA DMA TO DEVICE); the next breakpoint. if (status != XST_SUCCESS){ return XST_FAILURE;} //instruct the DMA_FROM_MASTER to receive the data status = XAxiDma_SimpleTransfer(&axi_dma[DMA_FROM_MASTER_DEVICE_ID], (UINTPTR) out_test_data, SIMPLE_AXIS_NUM_WORDS * sizeof(int), XAXIDMA DEVICE TO DMA); if (status != XST_SUCCESS){ return XST_FAILURE;} //wait for the DMA_TO_SLAVE to finish
while (YAVIDMS_RUCY/Cavi dms[DMA_TO_SLAVE_DEVICE_TD]_YAYIDMA_DMA_TO_DEVICE\\] At this time, the data is Q | + | - | & | > | > | | B | B | Q | Q | X | *| | H | N | ± | ± | +| | F | | | | | | transferred and received. You II A Status: Idle can see the waveform in Vivado now. The DMA_TO_SLAVE seems to be correct. The values from DMA_FROM_MASTER are wrong. Perhaps it's the problem with the memory module. Go back to Block Design in ILA (Integrated Logic Analyzer) (6.2) Vivado, edit our IP. 1 Documentation 🗀 IP Location C Switch to Defaults In the IP Catalog, search for ☐ Show disabled ports To configure more than 64 probe ports use Vivado Tcl Console ILA and configure it to General Options Probe_Ports(0..2) support Native signals with 3 Monitor Type probes (because we don't use Native ○ AXI standard interface). Number of Probes 3 © [1...1024] Sample Data Depth 2048 v Same Number of Comparators for All Probe Ports probe0[0:01 Number of Comparators 1 probe1[9:0] probe2[31:0] ☐ Trigger Out Port ☐ Trigger In Port Input Pipe Stages 0 ~ Capture Control Advanced Trigger OK Cancel





Lab 2 - Homework 1

Modify the Vector processing accelerator in Lab1. Homework2 to receive 2 vectors from two AXIS Slave ports. The results are written to the AXIS Master port. The Size of vector and the operation are configured through the AXI4-Lite interface. The configurations received from the AXI4-Lite interface should be passed to the AXIS Slave and Master interface to know the expected number of data and the arithmetic operations.

You don't have to implement the Power operation here. If you can, it's great and can be considered as a bonus point for the final exam.

Lab 2 - Homework 2

Add timer in your C code to measure the performance between two implementations.