

*Praktikum/Forschungspraktikum Embedded System Design
Chair for Processor Design, cfaed, TUD
Winter Semester, 2019-2020*

Lab 2 – Designing Hardware Accelerators with Streaming Interface for High-speed and Low-latency Continuous Data Transaction

In this lab, the students will be guided through two tutorials to know how to work with the **AMBA AXI-Stream interface** and how to **use ChipScope to debug on the FPGA**. There are two homework assignments after the lab which focus more on the **performance analysis between using the AXI4-Lite and AXI-Stream interface**. Besides, the students need to perform the **analysis at the system level where multiple accelerators are trying to access the memory at the same time**.

Introduction

AMBA AXI (Advanced eXtensible Interface) is the industry-standard communication interface proposed by ARM. It is used in almost every recent System-on-Chip design. The purpose of having a standard interface is that SoC design companies can easily integrate the IPs from the IP vendors into their system without knowing the internal implementations. IP vendors are the ones who are exclusively designing and selling IPs (such as video encoder, decoder, encryption, decryption, etc.). It is similar to plugging in the USB-compatible devices into the computers. There are other similar interfaces such as IBM PLB (Processor Local Bus, quite popular 15-20 years ago), Wishbone (an open-sourced interface used mainly by the designs published on [OpenCores](#)).

The latest AXI version is 5, however, only version 4 is supported by Xilinx Vivado. Official specifications from ARM can be found [here](#). The ARM specification is very sophisticated with many features. It is up to the provider to support all of the features or just a subset of them. The document provided by Xilinx is found [here](#). It discusses which features are supported by Xilinx IP and the corresponding standard IPs.

AXI-Stream Interface

Table 3-2: AXI4-Stream Signals

Signal	Status	Notes
TVALID	Required	
TREADY	Optional	TREADY is optional, but highly recommended.
TDATA	Optional	
TSTRB	Optional	Not typically used by end-point IP; available for sparse stream signalling. Note: For marking packet remainders, TKEEP rather than TSTRB is used.
TKEEP	Absent	Null bytes are only used for signaling packet remainders. Leading or intermediate Null bytes are generally not supported.
TLAST	Optional	
TID	Optional	Not typically used by end-point IP; available for use by infrastructure IP.
TDEST	Optional	Not typically used by end-point IP; available for use by infrastructure IP.
TUSER	Optional	




Figure 1: **The AXIS Communication between Master and Slave**
<http://fpgasite.blogspot.com/2017/07/xilinx-axi-stream-tutorial-part-1.html>

Lab 2 – A

Create a new project. When a new project is opened, create a new IP and name it similar to the picture.

Create and Package New IP

Peripheral Details

Specify name, version and description for the new peripheral

Name:

simple_axis

Version:

1.0

Display name:

simple_axis_v1.0

Description:

My First AXIS IP

IP location:

/home/tuann/Projects/TUDresden/ESD/Praktikum/ip_repo

☐ Overwrite existing

?

< Back

Next >

Finish

Cancel

Create 2 AXIS interfaces as shown: S00_AXIS (slave) and M00_AXIS (master). Then click “Next”

Create and Package New IP

Add Interfaces

Add AXI4 interfaces supported by your peripheral

Enable Interrupt Support

S00_AXIS M00_AXIS

myip_v1.0

+

–

Interfaces

S00_AXIS

M00_AXIS

Name

S00_AXIS

Interface Type

Stream

Interface Mode

Slave

Data Width (Bits)

32

Memory Size (Bytes)

64

Number of Registers

4

[4..512]

?

< Back

Next >

Finish

Cancel

Create and Package New IP

Add Interfaces

Add AXI4 interfaces supported by your peripheral

Enable Interrupt Support

S00_AXIS M00_AXIS

myip_v1.0

+

–

Interfaces

S00_AXIS

M00_AXIS

Name

M00_AXIS

Interface Type

Stream

Interface Mode

Master

Data Width (Bits)

32

Memory Size (Bytes)

64

Number of Registers

4

[4..512]

?


< Back

Next >

Finish

Cancel

Choose “Edit IP” then Finish to start editing the IP



In the file `simple_axis_v1_0.v`, comment out the line 17, 31 and 40 as shown. We are not using the **AXIS_TSTRB** signals (what is it?).

In the default template, the AXIS Master port will wait for several clock cycles before sending some data (configured by the `C_M00_AXIS_START_COUNT` parameter).

Here, we are going to receive data from ARM (at the AXIS Slave interface) then send them back by using the AXIS Master interface. The data will be buffered in a memory block between these two interfaces (Slave and Master).

```

16 :   parameter integer C_M00_AXIS_TDATA_WIDTH = 32
17 :   //parameter integer C_M00_AXIS_START_COUNT = 32
18 :   )
19 :   (
20 :   // Users to add ports here
21 :
22 :   // User ports ends
23 :   // Do not modify the ports beyond this line
24 :
25 :
26 :   // Ports of Axi Slave Bus Interface S00_AXIS
27 :   input wire s00_axis_aclk,
28 :   input wire s00_axis_aresetn,
29 :   output wire s00_axis_tready,
30 :   input wire [C_S00_AXIS_TDATA_WIDTH-1 : 0] s00_axis_tdata,
31 :   //input wire [(C_S00_AXIS_TDATA_WIDTH/8)-1 : 0] s00_axis_tstrb,
32 :   input wire s00_axis_tlast,
33 :   input wire s00_axis_tvalid,
34 :
35 :   // Ports of Axi Master Bus Interface M00_AXIS
36 :   input wire m00_axis_aclk,
37 :   input wire m00_axis_aresetn,
38 :   output wire m00_axis_tvalid,
39 :   output wire [C_M00_AXIS_TDATA_WIDTH-1 : 0] m00_axis_tdata,
40 :   //output wire [(C_M00_AXIS_TDATA_WIDTH/8)-1 : 0] m00_axis_tstrb,
41 :   output wire m00_axis_tlast,
42 :   input wire m00_axis_tready
43 :   );

```

You need to update the module instantiations for AXIS Slave and AXIS Master accordingly to the changes in the previous step.

Similarly, you need to update the port descriptions and related signal assignments for those two modules as well.

You can use the code I prepared here to replace the Xilinx generated files: <https://www.dropbox.com/sh/dzlpb1nw1ys8bng/AACiYEyg1iH-C2ddpV3cNJIPa?dl=0>

```

44 // Instantiation of Axi Bus Interface S00_AXIS
45 simple_axis_v1_0_S00_AXIS # (
46     .C_S_AXIS_TDATA_WIDTH(C_S00_AXIS_TDATA_WIDTH)
47 ) simple_axis_v1_0_S00_AXIS_inst (
48     .S_AXIS_ACLK(s00_axis_aclk),
49     .S_AXIS_ARESETN(s00_axis_aresetn),
50     .S_AXIS_TREADY(s00_axis_tready),
51     .S_AXIS_TDATA(s00_axis_tdata),
52     .S_AXIS_TSTRB(s00_axis_tstrb),
53     .S_AXIS_TLAST(s00_axis_tlast),
54     .S_AXIS_TVALID(s00_axis_tvalid)
55 );
56
57 // Instantiation of Axi Bus Interface M00_AXIS
58 simple_axis_v1_0_M00_AXIS # (
59     .C_M_AXIS_TDATA_WIDTH(C_M00_AXIS_TDATA_WIDTH),
60     .C_M_START_COUNT(C_M00_AXIS_START_COUNT)
61 ) simple_axis_v1_0_M00_AXIS_inst (
62     .M_AXIS_ACLK(m00_axis_aclk),
63     .M_AXIS_ARESETN(m00_axis_aresetn),
64     .M_AXIS_TVALID(m00_axis_tvalid),
65     .M_AXIS_TDATA(m00_axis_tdata),
66     .M_AXIS_TSTRB(m00_axis_tstrb),
67     .M_AXIS_TLAST(m00_axis_tlast),
68     .M_AXIS_TREADY(m00_axis_tready)
69 );
70

```

After that, merge all changes in the Package IP tab and make sure that you have 4 source files as shown.

Project Summary | Package IP - simple_axis | mem.v | simple_axis_v1_0.v |

Packaging Steps		File Groups						
		Name	Library Name	Type	Is Include	Used In Constant	File Group Name	Model Name
✓ Identification								
✓ Compatibility								
✓ File Groups								
✓ Customization Parameters								
✓ Ports and Interfaces								
Addressing and Memory								
✓ Customization GUI								
Review and Package								
		Standard			<input type="checkbox"/>	<input type="checkbox"/>		
		Advanced			<input type="checkbox"/>	<input type="checkbox"/>		
		Verilog Synthesis (4)			<input type="checkbox"/>	<input type="checkbox"/>		simple_axis_v1_0
		hdl/mem.v		ve...	<input type="checkbox"/>	<input type="checkbox"/>	xilinx_veri...	
		hdl/simple_axis_v1_0_M00_AXIS.v		ve...	<input type="checkbox"/>	<input type="checkbox"/>	xilinx_veri...	
		hdl/simple_axis_v1_0_S00_AXIS.v		ve...	<input type="checkbox"/>	<input type="checkbox"/>	xilinx_veri...	
		hdl/simple_axis_v1_0.v		ve...	<input type="checkbox"/>	<input type="checkbox"/>	xilinx_veri...	
		Verilog Simulation (4)			<input type="checkbox"/>	<input type="checkbox"/>		simple_axis_v1_0
		UI Layout (1)			<input type="checkbox"/>	<input type="checkbox"/>		
		Block Diagram (1)			<input type="checkbox"/>	<input type="checkbox"/>		

In the Customization Parameters of the Package IP, right click on the available parameters, choose edit → check the Visible in Customization GUI to allow changes from the Block Design. Then click Re-Package IP to save the changes and close the Edit IP project.

Edit IP Parameter

Use the options below to customize how the parameter will appear in the Customization GUI for users of the IP.

Name: C_AXIS_MAX_INPUT_WORDS

☒ Visible in Customization GUI
 ☒ Show Name

Display Name: C Axis Max Input Words

Tooltip: C Axis Max Input Words

Format: long

Editable: Yes

Dependency: No

☐ Specify Range

Type: List of values

+

-

↑

↓

Press the + button to add a value

Show As: Text Edit

Layout: Not Applicable

Default Value: 1024

OK

Cancel

Go back to the original project, create a block design, add the Zynq then Block Automation.

Then configure the Zynq block as shown.

Re-customize IP

Zynq UltraScale+ MPSoC (3.2)

Documentation Presets IP Location

Page Navigator

Switch To Advanced Mode

PS UltraScale+ Block Design

I/O Configuration

Clock Configuration

DDR Configuration

PS-PL Configuration

PS-PL Configuration

Search:

Name

Select

> General

> PS-PL Interfaces

> Master Interface

> AXI HPMD FPD

> AXI HPMD FPD

> AXI HPMD LPD

> Slave Interface

> AXI HP

> AXI HPC0 FPD

> AXI HPC1 FPD

> AXI HPC0 FPD

> AXI HP1 FPD

> AXI HP2 FPD

> AXI HP3 FPD

> AXI LPD

> S AXI ACP



> S AXI ACE

> Debug


OK

Cancel


Add the AXI Direct Memory Access IP, rename it inside the Block Properties.




Double click the DMA IP to open the Re-customize IP, configure it as shown. We use this DMA to data to the IP by reading from the DDR. Therefore, we enable only the Read Channel.




Similarly for the DMA_FROM_MASTER, we enable the write channel to write the output from the IP to the DDR.




Run connection automation to connect the ports.




Again, run connection automation to connect the ports.



Now, you have to connect the ports from the simple_axis_0 block to the corresponding DMAs.



run connection automation to connect the ports.



Generate bitstream, export the hardware + bitstream to SDK.


Create a new BSP and application from the Hello World template.

Use the code I prepared here to replace the one generated by Xilinx:

<https://www.dropbox.com/s/h/aylrjv0xlpz83nb/AAC7idfuSg5agvazPkr2Uwuvu?dl=0>

In the application, we use two large arrays of 4KB each, we need to adjust the linker script to properly allocation the application memory to DDR.

Right click on the project, choose Generate Linker Script, change the Heap Size and Stack Size accordingly (What's the difference between these two?)



Connect the board then run to verify the results.


Lab 2 - B

The results are not correct. However, the state machines of the accelerator seems to work correctly because the numbers of data that is received and sent back are consistent.


We need to debug the design to see what is happening on the FPGA to locate the issue.

First we need to verify that the data sent by the DMA_TO_SLAVE to the IP are correct and we only have the issue with the results.


Open Block Design, add the
ILA IP.



Configure it to use the AXIS
interface.



Similarly, add another ILA and connect two of them as shown. One ILA is for the Slave port, the another one is for the Master port.



Click Generate Bitstream. In the meantime, go to SDK, set two breakpoints as shown. One is just before sending the data to the IP, and the other is just after receiving the results from the IP.

```

//initiate the transfer to device
status = XAXiDma_SimpleTransfer(&axi_dma[DMA_TO_SLAVE_DEVICE_ID],
                                (UINTPTR) in_test_data,
                                SIMPLE_AXIS_NUM_WORDS * sizeof(int),
                                XAXIDMA_DMA_TO_DEVICE);

if (status != XST_SUCCESS){ return XST_FAILURE;}

//instruct the DMA FROM MASTER to receive the data
status = XAXiDma_SimpleTransfer(&axi_dma[DMA_FROM_MASTER_DEVICE_ID],
                                (UINTPTR) out_test_data,
                                SIMPLE_AXIS_NUM_WORDS * sizeof(int),
                                XAXIDMA_DEVICE_TO_DMA);

if (status != XST_SUCCESS){ return XST_FAILURE;}


//wait for the DMA TO SLAVE to finish
while (XAXiDma_Busy(&axi_dma[DMA_TO_SLAVE_DEVICE_ID],XAXIDMA_DMA_TO_DEVICE)){
xil_printf("finish dma to slave\n\r");
}
//wait for the DMA FROM MASTER to finish
while (XAXiDma_Busy(&axi_dma[DMA_FROM_MASTER_DEVICE_ID],XAXIDMA_DEVICE_TO_DMA)){
xil_printf("finish dma from master\n\r");
}

//everything is done, now invalidate the output result to read from DDR
Xil_DCacheInvalidateRange((UINTPTR) out_test_data, SIMPLE_AXIS_NUM_WORDS * sizeof(int));


status = XST_SUCCESS;
for (i = 0; i < SIMPLE_AXIS_NUM_WORDS; i++){
    if (out_test_data[i] != in_test_data[i] + 1) {
        xil_printf("error: out_test_data[%d] = %d, in_test_data[%d] = %d\n\r", i, out_test_data[i], in_test_data[i], in_test_data[i] + 1);
        status = XST_FAILURE;
    }
}

```


Once the bitstream generation from Vivado is complete, export the new bitstream and start debugging. The Debug perspective will be opened, once the bitstream and the application are loaded, the ARM will be stopped at the main() function.




Go back to Vivado. Click on Open Hardware Manager → Open Target → Auto Connect. The purpose is to connect to the JTAG server on the board to access the ILAs that we instantiated before.




Vivado recognizes 2 ILAs and the corresponding signals that they are connected to. Delete non-relevant signals.



Under the Settings tab of the ILA that you are current opening, set the trigger position in window to 1. We can capture at most 1024 data, and we are sending 1024 data to the IP. We need to see the whole signals from the beginning.




Set the trigger to sense the AXIS_TVALID signal when it gets value 1. When ever the signal is 1, all signals connected to the ILA will be captured from this point onwards until the buffer is full. The values will be shown as a waveform.



Press the "rectangle" button to start the trigger. It will wait for the signal TVALID.

Similarly, setup the another ILA and start the trigger.



Click resume again to run to the next breakpoint.

The DMA_TO_SLAVE seems to be correct. The values from DMA_FROM_MASTER are wrong. Perhaps it's the problem with the memory module.

In the IP Catalog, search for ILA and configure it to support Native signals with 3 probes (because we don't use standard interface).

```

}

//we need to flush the cache to DDR
Xil_DCacheFlushRange((UINTPTR) in_test_data, SIMPLE_AXIS_NUM_WORDS * sizeof(int);

//initiate the transfer to device
status = XAxiDma_SimpleTransfer(&xi_dma[DMA_TO_SLAVE_DEVICE_ID],
                                (UINTPTR) in_test_data,
                                SIMPLE_AXIS_NUM_WORDS * sizeof(int),
                                XAXIDMA_DMA_TO_DEVICE);


if (status != XST_SUCCESS){ return XST_FAILURE;}

//instruct the DMA_FROM_MASTER to receive the data
status = XAxiDma_SimpleTransfer(&xi_dma[DMA_FROM_MASTER_DEVICE_ID],
                                (UINTPTR) out_test_data,
                                SIMPLE_AXIS_NUM_WORDS * sizeof(int),
                                XAXIDMA_DEVICE_TO_DMA);

if (status != XST_SUCCESS){ return XST_FAILURE;}

//wait for the DMA_TO_SLAVE to finish
while (!XAxiDma_Busy(&xi_dma[DMA_TO_SLAVE_DEVICE_ID], XAXIDMA_DMA_TO_DEVICE)){

```



Customize IP

ILA (Integrated Logic Analyzer) (6.2)

Documentation IP Location Switch to Defaults

☐ Show disabled ports

Component Name

To configure more than 64 probe ports use Vivado Tcl Console

General Options

Monitor Type

☒ Native ☐ AXI

Number of Probes [1...1024]

Sample Data Depth

☒ Same Number of Comparators for All Probe Ports

Number of Comparators

☐ Trigger Out Port

☐ Trigger In Port

Input Pipe Stages

Trigger And Storage Settings


☐ Capture Control

☐ Advanced Trigger

OK Cancel

Configure the width of the ports. Probe0, 1 and 2 will be connected to the En, Addr and Data signals correspondingly.

Click OK. When the Generate Output Products dialog appears, **do not generate**, click Cancel.




Modify the memory.v file to instantiate the ILAs as shown.

Merge any changes in the IP Packager and Re-package the IPs.

```
34 |
35 |     ila_0 ila_read_port(
36 |         .clk(rd_clk),
37 |         .probe0(rd_en),
38 |         .probe1(rd_addr),
39 |         .probe2(rd_data)
40 |     );
41 |
42 |     ila_0 ila_write_port(
43 |         .clk(wr_clk),
44 |         .probe0(wr_en),
45 |         .probe1(wr_addr),
46 |         .probe2(wr_data)
47 |     );
48 |
49 | endmodule
50 |
```

Go back to Vivado, it asks you to upgrade the IP to merge the changes. Click Show IP Status.




Then Upgrade Selected

Source File	IP Status	Recommendation	Change Log	IP Name	Current Version
/rst_ps8_0_100M	Up-to-date	No changes required	More info	Processor System Reset	5.0 (Rev. 13)
/zynq_ultra_ps_e_0	Up-to-date	No changes required	More info	Zynq UltraScale+ MPSoC	3.2 (Rev. 2)
/axi_smc	Up-to-date	No changes required	More info	AXI SmartConnect	1.0 (Rev. 10)
/axi_dma_to_slave	Up-to-date	No changes required	More info	AXI Direct Memory Access	7.1 (Rev. 19)
/ila_0	Up-to-date	No changes required	More info	ILA (Integrated Logic Analyzer)	6.2 (Rev. 8)
/simple_axis_0	Up-to-date	No changes required	More info	simple_axis_v1.0	1.0 (Rev. 3)
/ps8_0_axi_periph	Up-to-date	No changes required	More info	AXI Interconnect	2.1 (Rev. 19)
/ila_to_slave	Up-to-date	No changes required	More info	ILA (Integrated Logic Analyzer)	6.2 (Rev. 8)
/axi_dma_from_master	Up-to-date	No changes required	More info	AXI Direct Memory Access	7.1 (Rev. 19)


In the first attempt of debugging, we couldn't see the entire transaction, increase the Sample Data Depth. For two ILAs.

Then generate the bitstream.




Rerun the debugging process with SDK and Vivado, setup the trigger for the two new ILAs for the Mem module.

This is for the write port, it's correct.



However, for the read port, the returned values are always 0.

Try to look at the memory.v file and spot the issue. After fixing it, the design should work.



Lab 2 – Homework 1

Modify the Vector processing accelerator in Lab1.Homework2 to receive 2 vectors from two AXIS Slave ports. The results are written to the AXIS Master port. The Size of vector and the operation are configured through the AXI4-Lite interface. The configurations received from the AXI4-Lite interface should be passed to the AXIS Slave and Master interface to know the expected number of data and the arithmetic operations.

You don't have to implement the Power operation here. If you can, it's great and can be considered as a bonus point for the final exam.

Lab 2 – Homework 2

Add timer in your C code to measure the performance between two implementations.