

Christopher R. Aberger

caberger@stanford.edu

608-738-8876

Education	Stanford University , Palo Alto, California <i>Master of Science</i> in Electrical Engineering	Expected Spring 2015
	University of Wisconsin , Madison, Wisconsin <i>Bachelor of Science</i> in Computer Science <i>Bachelor of Science</i> in Computer Engineering <i>Minor</i> in Mathematics Cumulative GPA: 3.9/4.0	May 2013
	Zhejiang University , Hangzhou, China Technical communication and Mandarin course	Summer 2009
Professional Experience	Stanford University , Palo Alto, California <i>Research Assistant</i> for Professor Kunle Olukotun Implementing a domain specific language for large-scale graph analytics. Parallel algorithms, with an emphasis on functional programming, available to end-user.	Current
	Apple Inc. , Austin, TX <i>Design Performance Intern</i> Performance analysis of mobile A7 chip design through software modeling.	Summer 2013
	IBM , Austin, TX <i>Hardware Engineering Co-op</i> Functional verification and lab bring-up procedures for Power8 chip.	Summer 2012
	Epic Systems , Madison, WI Finance Intern	Summers 2010, 2011
Skills	C, C++, Java, JavaScript, Python, Perl, SQL, OpenGL, WebGL, XML, Scala, Verilog, VHDL, Haskell, Matlab	
Awards	2010-2011, International Engineering Consortium Everitt Award Winner 2009, 2010, Claude and Dora Richardson Engineering Scholarship 2011-2012, Tau Beta Pi National Scholar 2012, Fred W. and Josephine H. Colbeck Scholarship Award 2010, Polygon Excellence in Engineering Scholarship 2008-2012, Wisconsin Academic Excellence Scholarship 2008, La Crosse Community Foundation Engineering Scholarship 2008, La Crosse Central High School graduation rank: 1/317	
Selected Design Projects	WebGL Demo Open ended graphics course project implemented in JavaScript using the WebGL API. Learned how to utilize a device's GPU in a browser without plugins. Built a low-level, self-contained, extensible graphics library.	Spring 2013
	Consolidated Rename Issue & Bypass Team leader in designing an advanced academic microarchitecture. Synthesized and flashed to a Xilinx Virtex II board with minimal I/O system, RS232, and VGA Display.	Spring 2012