15-kW 800 V–48 V Dual Active Bridge Converter for AI Data Center Architectures

Chris Chow
Department of Electrical and Computer Engineering
California State Polytechnic University, Pomona
Pomona, California 91768,
UNITED STATES OF AMERICA
chrischow1@cpp.edu

Ha Thu Le
Department of Electrical and Computer Engineering
California State Polytechnic University, Pomona
Pomona, California 91768,
UNITED STATES OF AMERICA
hatle@cpp.edu

***Abstract*—The rapid increase in power density of artificial intelligence (AI) data centers has created significant challenges in electrical power delivery, including increased conduction losses, scalability limitations, and thermal management constraints. To address these challenges, higher-voltage DC distribution architectures, such as 800 V DC systems, have been proposed to reduce current levels and improve overall efficiency. However, existing server and rack-level infrastructure continues to operate on a 48 V DC bus, creating a critical need for an efficient and scalable intermediate conversion stage.**

This paper presents the analytical design of an 800 V to 48 V isolated power conversion stage intended for rack-level integration within next-generation data center architectures. The proposed system consists of a front-end AC/DC rectification stage that establishes an 800 V DC bus, followed by a high-frequency isolated DC/DC conversion stage. A silicon carbide (SiC)-based full-bridge inverter generates a high-frequency AC waveform, which is transferred through a high-frequency transformer providing both voltage scaling and galvanic isolation.

On the secondary side, the stepped-down waveform is converted into a regulated 48 V DC output using a rectification stage, with emphasis on the trade-offs between diode-based and active rectification approaches under high-current conditions. The design framework highlights key considerations including transformer turns ratio selection, current stress on the low-voltage side, switching frequency impact on power density, and loss mechanisms in semiconductor and magnetic components.

The purpose of this work is to develop a scalable and efficient conversion interface that enables the integration of emerging 800 V DC distribution systems with established 48 V rack-level power delivery, supporting the continued growth of high-performance AI data center infrastructure.

***Index Terms*—800 V DC architecture, AI data centers, isolated DC–DC converter, high-frequency transformer, silicon carbide (SiC), full-bridge converter, rectifier design, rack-level power systems**

I. Introduction

The rapid expansion of artificial intelligence (AI) and high-performance computing workloads has significantly increased power density in modern data centers, with rack-level power now exceeding 100 kW. As AI clusters continue to scale, electrical power delivery has become a major system-level challenge due to increased conduction losses, thermal stress, and infrastructure complexity. Resistive conduction losses in electrical distribution are governed by

$$P_{loss} = I^2 R, \tag{1}$$

where I is the conductor current and R is the effective resistance of the distribution path. Because of the quadratic dependence on current, low-voltage, high-current architectures become increasingly inefficient at high power levels.

Delivered electrical power is defined by

$$P = VI, \tag{2}$$

where V is voltage and I is current. For a fixed power level, increasing the distribution voltage reduces current proportionally, leading to a significant reduction in conduction losses. This motivates the transition from conventional 400 V-class systems toward 800 V DC architectures for next-generation data centers.

Despite the efficiency benefits of high-voltage distribution, server and rack-level infrastructure remains largely standardized around a 48 V DC bus due to safety considerations, established power delivery ecosystems, and compatibility with existing rack and server architectures. Consequently, an efficient intermediate conversion stage is required to interface the high-voltage distribution bus with the low-voltage rack bus.

This transition is particularly relevant in AI-focused infrastructure developed by companies such as NVIDIA and its ecosystem partners. Modern AI platforms, including systems such as the NVIDIA GB200 NVL72, are representative of a broader industry shift toward extremely high rack-level power demand driven by dense GPU deployment, high-bandwidth interconnects, and sustained accelerator utilization. These workloads place substantial stress on traditional AC and low-voltage DC distribution systems, motivating the adoption of higher-voltage DC architectures to improve efficiency and scalability.

This transition is particularly relevant in AI-focused infrastructure developed by companies such as NVIDIA and its ecosystem partners. Modern AI platforms, including systems such as the NVIDIA GB200 NVL72, are representative of a broader industry shift toward extremely high rack-level power demand driven by dense GPU deployment, high-bandwidth interconnects, and sustained accelerator utilization. These workloads place substantial stress on traditional AC and low-voltage



Fig. 1. Representative 800 V DC AI data center power architecture aligned with NVIDIA-oriented deployments. The diagram highlights the transition from utility input to rack-level 48 V distribution and identifies the isolated DC/DC conversion stage addressed in this work.

DC distribution systems, motivating the adoption of higher-voltage DC architectures to improve efficiency and scalability.

Fig. 1 illustrates a representative 800 V DC power delivery architecture aligned with NVIDIA-oriented AI deployments. As shown in Fig. 1, power is supplied from the utility grid and converted to a high-voltage DC bus through an active front-end (AFE) rectifier stage. This 800 V DC bus is supported by energy buffering elements such as capacitor banks, battery energy storage systems (BESS), or uninterruptible power systems (UPS), which provide ride-through capability and transient load support. At the rack boundary, an isolated DC/DC conversion stage steps the 800 V DC bus down to a standardized 48 V distribution level compatible with Open Compute Project (OCP) ORv3 rack infrastructure. The 48 V bus then feeds point-of-load (POL) converters within GPU trays, where voltage is further regulated to the low-voltage levels required by GPUs, memory subsystems, and high-speed interconnects such as NVLink.

This system-level view motivates the converter-focused analysis developed in the remainder of the paper. After establishing the data center context in Fig. 1, the paper next introduces the proposed dual active bridge power stage in Fig. 2, then examines its power transfer behavior in Fig. 4, current stress in Fig. 5, magnetic design constraints in Fig. 6, and closed-loop regulation concept in Fig. 7. Together, Figs. 1–7 provide a progressive view from facility-level architecture to converter-level implementation and control.

II. System Architecture and Operating Principle

A. Overall System Structure

Rather than representing the converter as a sequence of abstract functional blocks, the rack-interface converter is more clearly described using the physical dual active bridge (DAB) structure shown in Fig. 2. As illustrated in Fig. 2, the converter



Fig. 2. Simplified dual active bridge (DAB) topology used for 800 V to 48 V isolated conversion. Power transfer is regulated through the phase shift between the primary and secondary bridge voltages.

consists of a high-voltage full bridge on the 800 V side, an effective series inductance that governs current slew and power transfer, a high-frequency transformer that provides galvanic isolation and voltage scaling, and a low-voltage full bridge or synchronous rectification stage on the 48 V side. Power transfer is controlled through the phase shift between the primary- and secondary-side bridge voltages.

Fig. 2 is especially important because it moves the discussion from the system architecture of Fig. 1 to the actual converter topology analyzed in the rest of the paper. Unlike a generic block diagram, this figure directly identifies the elements that determine converter behavior: the switching bridges, the transformer turns ratio, and the effective series inductance. These elements govern current stress, transferred power, soft-switching feasibility, semiconductor loss, and magnetic design constraints.

For a fixed output power, the motivation for the 800 V distribution bus follows directly from

$$P = VI \tag{3}$$

which implies that higher bus voltage reduces current. Since conduction loss is proportional to

$$P_{loss} = I^2 R, \tag{4}$$

reducing current yields a quadratic reduction in distribution losses. This is a major reason why 800 V architectures are increasingly attractive for AI data center power delivery. In this context, Fig. 2 represents the key intermediate conversion stage that enables the transition from the high-voltage facility bus of Fig. 1 to the rack-level 48 V bus.

B. AC/DC Front-End and DC Link

The front-end stage converts three-phase AC power into a high-voltage DC bus suitable for downstream conversion. This stage can be implemented using either a passive diode bridge or an active front-end (AFE) converter, depending on system requirements for power quality and controllability.

For a three-phase diode rectifier, the average DC output voltage is approximated by

$$V_{DC} \approx \frac{3\sqrt{2}}{\pi} V_{LL} \tag{5}$$

where V_{LL} is the line-to-line RMS voltage. This produces a pulsating DC waveform that requires filtering to achieve a stable DC output.

A DC link capacitor is placed at the rectifier output to smooth voltage ripple and provide energy buffering. The capacitor supplies current during intervals when the rectifier is not conducting, thereby maintaining a relatively constant DC voltage. The sizing of the DC link capacitor depends on allowable voltage ripple, load power, and switching dynamics.

The adoption of an 800 V DC bus is primarily motivated by loss reduction. Since conduction losses scale with the square of current, increasing the bus voltage reduces current and significantly improves efficiency. This is particularly important in AI data centers, where high power levels lead to substantial thermal and electrical stress on distribution infrastructure.

In addition, the DC link serves as a decoupling stage, isolating upstream grid dynamics from downstream high-frequency switching behavior. This improves system stability and allows independent optimization of each conversion stage.

C. High-Frequency Isolated DC/DC Conversion Stage

The converter topology introduced in Fig. 2 identifies the primary switching bridge, the effective series inductance, the high-frequency transformer, and the secondary bridge or synchronous rectification stage. While Fig. 2 emphasizes the circuit-level structure of the dual active bridge, the power-stage interpretation in Fig. 3 highlights how energy is processed through the converter from the 800 V DC input to the regulated 48 V output.

As shown in Fig. 3, the input DC-link capacitor C_{dc} supports a stiff 800 V input by reducing low-frequency ripple and buffering instantaneous power mismatch between the upstream rectifier and the switching stage. The primary full bridge, implemented using SiC MOSFETs, converts the DC bus into a high-frequency square-wave voltage. This waveform excites the effective series inductance and transformer, which together determine the instantaneous current trajectory and average transferred power.

The transformer shown in both Fig. 2 and Fig. 3 provides galvanic isolation and voltage scaling. A first-order turns-ratio estimate is

$$n = \frac{V_1}{V_2} \approx \frac{800}{48} \approx 16.67, \tag{6}$$

although the final implemented ratio may differ slightly depending on conduction drops, allowable phase shift range, and regulation margin. High-frequency operation allows the transformer size to be reduced according to

$$B_{max} = \frac{V}{4NAf_s}, \tag{7}$$

where B_{max} is the peak flux density, N is winding turns, A is effective core area, and f_s is switching frequency.



Fig. 3. Detailed power-stage topology of the proposed isolated 800 V to 48 V converter. Unlike a generic block flow, this representation identifies the energy-storage and power-transfer elements used in the analytical design.

The effective series inductance L, shown explicitly in Fig. 2 and functionally in Fig. 3, includes transformer leakage inductance and, if needed, additional external inductance. This inductance is not merely parasitic; it is a central design element because it governs the current ramp rate, ripple magnitude, and transferred power. For this reason, both figures are useful: Fig. 2 defines the converter hardware, while Fig. 3 clarifies the sequence of energy conversion and regulation across the stage.

D. Secondary Rectification and Output Stage

The low-voltage output stage is shown in Fig. **??**. At this point in the conversion chain, the stepped-down high-frequency AC waveform must be converted into a regulated 48 V DC output capable of supplying very large current to the rack bus. Two practical implementation paths are common: diode rectification and synchronous rectification.

Diode rectification offers simplicity, robustness, and minimal control complexity. However, the fixed forward voltage drop of the diodes becomes increasingly costly at high current. For the 15 kW, 48 V operating point considered here, the output current is

$$I_{out} = \frac{P}{V} = \frac{15000}{48} \approx 312.5 \text{ A}. \tag{8}$$



Fig. 4. Normalized transferred power versus phase shift under single-phase-shift control. The curve illustrates the nonlinear dependence of DAB power transfer on ϕ.

At this current level, even modest conduction drops translate into significant dissipation, which places considerable burden on thermal management and may reduce overall efficiency.

Synchronous rectification addresses this issue by replacing passive diodes with actively controlled MOSFETs. Because the effective conduction drop is determined by device on-state resistance rather than diode forward voltage, synchronous rectification can substantially reduce low-voltage-side conduction loss. The tradeoff is greater circuit complexity, tighter timing requirements, and added gate-drive and control considerations.

In either case, the output capacitor C_{out} is used to smooth the rectified waveform and maintain a stable low-ripple 48 V bus. Since the low-voltage side carries the highest current in the system, the output stage strongly influences packaging, thermal design, and achievable efficiency.

This section develops an analytical framework to describe power transfer, current stress, and loss mechanisms in the proposed isolated DC/DC conversion stage. The analysis is based on the dual active bridge (DAB) topology of Fig. 2 operating under single phase-shift (SPS) modulation, which enables controlled power flow through phase displacement between primary and secondary bridge voltages. The resulting nonlinear relationship between transferred power and phase shift is illustrated in Fig. 4.

E. Single Phase-Shift (SPS) Power Transfer

Referring to the converter structure shown in Fig. 2, power transfer is governed by the phase relationship between the primary and secondary bridge voltages. Under single phase-shift modulation, both bridges operate at 50% duty cycle and a phase displacement ϕ is applied between primary and secondary bridge voltages. The average transferred power is commonly approximated by

$$P = \frac{nV_1V_2}{\omega L}\,\phi\left(1 - \frac{|\phi|}{\pi}\right), \tag{9}$$

This expression provides direct design insight into how voltage levels, inductance, and phase shift influence power transfer capability. Increasing the voltage product V_1V_2 or turns ratio n increases transferable power, while increasing L or switching angular frequency ω reduces transferable power for a given ϕ. The factor $\left(1 - \frac{|\phi|}{\pi}\right)$ captures waveform overlap effects and explains why the power gain diminishes as ϕ increases toward higher values. This nonlinear trend is shown directly in Fig. 4, where the transferred power initially increases with phase shift and then gradually rolls off as ϕ approaches π.

For small phase shifts, the relationship can be approximated as nearly linear:

$$P \approx \frac{nV_1V_2}{\omega L}\,\phi \qquad (\phi \ll \pi), \tag{10}$$

which is useful for initial control-oriented reasoning. In this region, small adjustments in ϕ produce proportional power changes, supporting stable regulation near nominal operating points. Fig. 4 therefore also provides intuition for the control discussion later summarized in Fig. 7.

F. Turns Ratio Selection

A first-order turns ratio selection is based on the DC bus ratio:

$$n \approx \frac{V_1}{V_2} = \frac{800}{48} \approx 16.67. \tag{11}$$

This approximation ensures that the reflected voltage levels are reasonably matched, reducing unnecessary circulating current. In practice, integer turns constraints, device voltage drops, and control margins may shift the implemented turns ratio slightly, but this value provides a clear baseline for subsequent inductance and current-stress trade studies.

These relationships form the basis for evaluating current stress and thermal loading in the converter, as discussed in the following section.

III. Current Stress Analysis

A. Nominal Current Levels

For a 15 kW module, nominal currents can be estimated directly from the DC bus voltages:

$$I_{HV} = \frac{P}{V_1} = \frac{15000}{800} = 18.75 \text{ A}. \tag{12}$$

This result shows that the high-voltage side current remains relatively moderate, which reduces conductor loss and simplifies device current rating requirements on the 800 V side. On the 48 V side, however, the nominal current is significantly larger:

$$I_{LV} = \frac{P}{V_2} = \frac{15000}{48} \approx 312.5 \text{ A}. \tag{13}$$

This high current is a defining constraint of 48 V rack buses: it drives copper sizing, connector and busbar design, device paralleling strategies, and thermal management. The



Fig. 5. Comparison of nominal current levels on the 800 V and 48 V sides for a 15 kW converter. The low-voltage side dominates conduction stress and thermal design.

TABLE I
DESIGN SPECIFICATIONS OF THE PROPOSED 15-KW DAB CONVERTER

Parameter	Value
Input voltage	800 V
Output voltage	48 V
Rated power	15 kW
Nominal HV current	18.75 A
Nominal LV current	312.5 A
Initial turns ratio estimate	16.67:1
Switching frequency	100 kHz (design target)
Control method	Single phase shift (SPS)

contrast between these two operating domains is summarized visually in Fig. 5, which highlights how strongly the low-voltage side dominates conduction stress. The same numerical design targets are also collected in Table I, providing a concise summary of the converter ratings used throughout the paper.

B. RMS Current and Ripple Estimation

A first-order estimate of ripple current under SPS control can be written as

$$\Delta I \approx \frac{V_{eq}}{L} \cdot \frac{\phi}{\omega}, \tag{14}$$

where V_{eq} represents the effective voltage difference driving the inductor during the phase-shift interval. This relation highlights key tradeoffs: increasing L reduces ripple, while increasing phase shift ϕ increases ripple and RMS stress. Switching frequency also plays an important role through ω; higher f_s reduces ripple for the same ϕ and L, but may increase switching loss and magnetic core loss. These competing effects link the current-stress picture of Fig. 5 with the power-transfer behavior of Fig. 4, reinforcing the need for coordinated electrical, thermal, and control design.

IV. SEMICONDUCTOR LOSS MECHANISMS

A. Conduction Loss

This section builds on the current-stress comparison of Fig. 5 and the specifications summarized in Table I to identify the dominant semiconductor loss mechanisms in the proposed converter. Conduction loss in a MOSFET can be approximated by

$$P_{cond} = I_{rms}^2 R_{DS(on)}, \tag{15}$$

where $R_{DS(on)}$ is the on-state resistance. The quadratic dependence on I_{rms} makes conduction loss especially significant on the 48 V side. Even small reductions in RMS current (via improved modulation, better turns ratio matching, or reduced ripple) can yield meaningful efficiency and thermal benefits.

B. Switching Loss

A first-order switching loss approximation using output capacitance is

$$P_{sw} \approx \frac{1}{2} C_{oss} V^2 f_s, \tag{16}$$

where C_{oss} is the device output capacitance and V is the switched voltage. This simplified expression assumes hard-switching behavior and neglects current-dependent switching energy, and is therefore used as a first-order estimate.

This expression highlights why wide-bandgap devices such as SiC MOSFETs are attractive at high voltage: lower capacitance and faster transitions can reduce switching energy, enabling higher-frequency operation that supports smaller magnetics. In practice, accurate switching loss depends on commutation behavior, current polarity, and soft-switching conditions, so this model is treated as a research-phase baseline rather than a final loss prediction.

C. Soft-Switching Considerations (ZVS Feasibility)

Soft-switching is an important objective for high-frequency, high-density converters. A commonly used energy-based feasibility condition for zero-voltage switching (ZVS) compares the energy stored in the series inductance to the energy required to charge and discharge device capacitances:

$$\frac{1}{2} L I^2 \geq \frac{1}{2} C_{oss} V^2. \tag{17}$$

The left-hand side represents available inductive energy, while the right-hand side represents the capacitive energy barrier. When this condition is satisfied, the converter can achieve reduced switching loss. This relationship also reveals an important tradeoff: larger inductance reduces ripple but may limit available current during commutation under light load, potentially shrinking the ZVS operating region.

Taken together, these conduction, switching, and commutation considerations motivate a first-order loss summary for the proposed converter. The estimated contributions are listed in Table II, where the aggregate loss provides an initial efficiency benchmark for the 15-kW 800 V–48 V DAB stage. Although

TABLE II
FIRST-ORDER ESTIMATED LOSS BREAKDOWN FOR THE PROPOSED CONVERTER

Loss component	Estimated value
Primary bridge conduction loss	120 W
Primary bridge switching loss	80 W
Transformer core loss	50 W
Transformer copper loss	100 W
Auxiliary / gate-drive loss	15 W
Total estimated loss	365 W
Estimated efficiency	97.6%

these values are preliminary, Table II is useful for identifying which subsystems are likely to dominate thermal design and where future optimization effort should be focused.

V. TRANSFORMER AND MAGNETICS DESIGN CONSIDERATIONS

A. Flux Density Constraint

The magnetic structure associated with the isolated DAB stage is summarized in Fig. 6. This figure highlights the key transformer design variables that link electrical performance to magnetic size and loss. Peak flux density is often estimated using a square-wave excitation relationship:

$$B_{max} = \frac{V}{4NA_e f_s}, \tag{18}$$

where V is the applied winding voltage, N is the number of turns, A_e is the effective core area, and f_s is the switching frequency. This equation guides the minimum number of turns required to prevent core saturation. Maintaining B_{max} below the material saturation limit reduces nonlinear magnetization, core heating, and waveform distortion.

B. Copper Loss

Transformer winding copper loss can be approximated as

$$P_{cu} = I_{rms}^2 R_w, \tag{19}$$

where R_w is the winding resistance, including AC effects. The I_{rms}^2 dependence highlights the importance of minimizing RMS current and managing ripple. At high frequencies, skin and proximity effects increase effective resistance, motivating the use of litz wire or foil winding techniques.

C. Skin Depth Consideration

Skin depth provides a first-order estimate of current penetration depth in conductors:

$$\delta = \sqrt{\frac{2\rho}{\omega\mu}}, \tag{20}$$

where ρ is resistivity, μ is permeability, and ω corresponds to the operating frequency. As frequency increases, skin depth decreases, increasing AC resistance and associated losses. This motivates careful selection of conductor geometry and



Fig. 6. Transformer design variables for the isolated DAB stage. Core flux density, turns ratio, and winding loss jointly constrain magnetic size, efficiency, and power density.

materials in high-frequency transformer design. The relationships among flux density, turns ratio, and winding loss are summarized in Fig. 6, which provides a compact view of the principal magnetic constraints for the proposed isolated converter.

VI. CONTROL STRATEGY FORMULATION

A. Phase-Shift Control Concept

In the DAB converter, power transfer is regulated through the phase shift ϕ between bridge voltages. In a closed-loop control framework, ϕ serves as the manipulated variable used to regulate the 48 V output bus under varying load conditions. The overall control concept is illustrated in Fig. 7, where the output voltage is measured and compared against a reference, and the resulting error is processed by a PI controller to generate the phase-shift command.

A proportional-integral (PI) controller is commonly used, expressed in the Laplace domain as

$$\phi(s) = K_p e(s) + \frac{K_i}{s} e(s), \tag{21}$$

where K_p and K_i are proportional and integral gains. This control structure is widely used in DAB converters due to its simplicity and effectiveness in regulating power flow through phase modulation.

The error signal is defined as

$$e(s) = V_{ref} - V_{out}. \tag{22}$$

When V_{out} falls below the reference, the controller increases ϕ to transfer more power; when V_{out} rises above the reference, ϕ is reduced. This formulation provides a practical starting point for subsequent small-signal modeling and stability analysis. In this sense, Fig. 7 complements Fig. 4: the latter describes how phase shift influences transferred power, while the former shows how that relationship can be embedded in a voltage-regulation loop.

VII. RESEARCH CHALLENGES AND FUTURE WORK

While the analytical framework above establishes a foundation, several research challenges remain for adapting DAB converters to AI data center environments. Key issues include minimizing circulating current under light load, extending the soft-switching region across wide operating conditions,



Fig. 7. Closed-loop phase-shift control concept for regulation of the 48 V output bus. The PI controller adjusts phase shift to regulate transferred power.

managing high current density at 48 V, integrating transformer leakage inductance to reduce component count, and ensuring modular scalability and fault tolerance at the rack level.

These challenges motivate future work on advanced modulation strategies, refined loss modeling, and multi-objective optimization that jointly considers magnetics, semiconductor devices, thermal constraints, and control performance.

References

[1] P. U. Lu and H. T. Le, "Electrical system supplying AI data centers," Dept. Elect. Comput. Eng., California State Polytechnic University, Pomona, CA, USA, Feb. 2026.

[2] R. W. De Doncker, D. M. Divan, and M. H. Kheraluwala, "A three-phase soft-switched high-power-density dc/dc converter for high-power applications," *IEEE Trans. Ind. Appl.*, vol. 27, no. 1, pp. 63–73, Jan./Feb. 1991.

[3] F. Krismer and J. W. Kolar, "Accurate power loss model derivation of a high-current dual active bridge converter for an automotive application," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 881–891, Mar. 2010.

[4] J. W. Kolar and G. Ortiz, "Solid-state-transformers: Key components of future traction and smart grid systems," in *Proc. Int. Power Electron. Conf. (IPEC)*, 2014, pp. 1–18.

[5] A. Q. Huang, M. L. Crow, G. T. Heydt, J. P. Zheng, and S. J. Dale, "The future renewable electric energy delivery and management (FREEDM) system: The energy internet," *Proc. IEEE*, vol. 99, no. 1, pp. 133–148, Jan. 2011.

[6] Y. Xiao, Z. Zhang, and M. A. E. Andersen, "A universal power flow model for dual active bridge converters," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7301–7313, Jul. 2020.

[7] F. Lin, X. Zhang, X. Li, C. Sun, W. Cai, and Z. Zhang, "Automatic triple phase-shift modulation for dual active bridge converter with minimized power loss," *IEEE Trans. Ind. Appl.*, vol. 58, no. 3, pp. 3840–3851, May/Jun. 2022.

[8] J. Everts, F. Krismer, and J. W. Kolar, "Closed-form ZVS boundaries of dual active bridge converters," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 1807–1822, Feb. 2021.

[9] H. Shi, H. Li, and F. Z. Peng, "A review of dual active bridge converters," *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 1–15, Jun. 2022.

[10] E. H. Kim and R. Erickson, "48 V DC distribution systems for data centers," in *Proc. IEEE APEC*, 2014, pp. 1–7.

[11] D. Rea, "Data center power distribution architectures: Current practices and future trends," *IEEE Ind. Appl. Mag.*, vol. 22, no. 4, pp. 28–39, Jul./Aug. 2016.

[12] J. Millán, P. Godignon, X. Perpiñã, A. Pérez-Tomás, and J. Rebollo, "A survey of wide bandgap power semiconductor devices," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2155–2163, May 2014.

[13] R. W. Erickson and D. Maksimović, *Fundamentals of Power Electronics*, 2nd ed. New York, NY, USA: Springer, 2001.

[14] A. Pressman, K. Billings, and T. Morey, *Switching Power Supply Design*, 3rd ed. New York, NY, USA: McGraw-Hill, 2009.