COMP4611: Design and Analysis of Computer Architectures

### **Memory System**

### **Virtual Memory**

Lin Gu CSE, HKUST

### Why Virtual Memory?

- An example: MIPS64 is a 64-bit architecture allowing an address space defined by 64 bits
  - Maximum address space:
    - 2<sup>64</sup> = 16 x 10<sup>18</sup> =16,000 petabytes
    - peta = 10<sup>15</sup>
- This is several orders of magnitude larger than any realistic and economical (or necessary for that matter) physical memory system

2

### Virtual Memory

- Originally invented to support program sizes larger than then-available physical memory
  - later on it finds applications in multi-programming and virtual machines
- Virtual memory is as large as the address space allowed by the ISA...but
  - only a portion of the address space resides in physical memory at any given time
  - the rest is kept on disks and brought into physical memory as needed
  - virtual memory can be viewed as providing an *interface* between the physical main memory and disk storage
    - this is similar to the role that cache plays for main memory (recall that cache size << main memory size)</li>

,


### Motivations for Virtual Memory

- (1) Use Physical DRAM as a Cache for the Disk
  - Address space of a process (program) can exceed physical memory size
  - Sum of address spaces of multiple processes can exceed physical memory
- (2) Simplify Memory Management
  - Multiple processes reside in main memory.
    - Each process with its own address space
  - Only "active" code and data are actually in memory
    - · Allocate more memory to process as needed.

4


### Motivation #1: DRAM a "Cache" for Disk. • Full address space is quite large: -32-bit addresses: 0-4,294,967,295 (~ 4 billion bytes) -64-bit addresses: 0-18,446,744,073,709,551,615 (~ 16,000 petabytes) • Disk storage is ~500X cheaper than DRAM storage -80 GB of DRAM: ~\$25,000 -80 GB of disk: ~\$50 • To access large amounts of data in a cost-effective manner,


 To access large amounts of data in a cost-effective manner, the bulk of the data must be stored on disk




### DRAM vs. SRAM as a "Cache"

- DRAM vs. disk is more extreme than SRAM vs. DRAM
  - Access latencies:
    - DRAM ~10X slower than SRAM
    - Disk  $^{\sim}100,000X$  slower than DRAM
  - Bottom line:
    - Design decisions made for DRAM caches driven by enormous cost of misses










### Away With Absolute Addressing

- In early (1950) machines only one program ran at any given time, with unrestricted access to the entire machine (RAM + I/O devices)
- · Addresses in a program were location-dependent
  - $\,-\,$  they depended upon where the program was to be loaded in memory
  - so when programmers wrote code, they had to have a pretty good idea where in memory they should load the program
  - but it was more convenient for programmers to write locationindependent programs
- · How to achieve location-independence?
  - a base register was used to support re-locatable code







### Advantages of Virtual Memory

- Translation
  - program has a consistent view of a contiguous memory, even though physical memory is scrambled
  - Allows multi-programming
  - relocation: allows the same program to run in any location in physical memory
- · Protection
  - different processes are protected from each other
  - different pages can have different behavior (read-only; user/supervisor)
     kernel code/data protected from user programs
- Sharing
  - can map same physical memory to multiple processes (shared memory)


13


### How VM Works


- · On program startup
  - OS loads as much of the program as possible into RAM; this includes enough code to start execution
  - if program size exceeds allocated RAM space the remainder is maintained on disk
- · During execution
  - if program needs a code segment not resident in RAM, it fetches the segment from disk into RAM
  - if there is not enough room in RAM, some resident pages must be evicted to make room
  - if evicted pages are "dirty", they must be updated on disk


14


## Address Translation











### **Determining Page Table Size**

### Assume

- 32-bit virtual address
- 30-bit physical address
- 4 KB pages => 12 bit page offset
- Each page table entry is one word (4 bytes)

### How large is the page table?


- Virtual page number = 32 12 = 20 bits
- Number of entries = number of pages = 2^20
- Total size = number of entries x bytes/entry
  - = 2^20 x 4 = 4 Mbytes
- Each process running needs its own page table


21


### **Page Fault**

- How is it known whether the page is in memory?
  - Maintain a valid bit per page table entry
  - valid bit is set to INVALID if the page is not in memory
  - valid bit is set to VALID if the page is in memory
- · Page fault occurs when a page is not in memory
  - fault results in OS fetching the page from disk into DRAM - if DRAM is full, OS must evict a page (victim) to make room

  - if victim is dirty OS updates the page on disk before fetch
  - OS changes page table to reflect turnover
- After a page fault and page-fetching, execution resumes at the instruction which caused the fault








# Accelerating Virtual Memory Operations

### Virtual Memory Hardware

- · Protection via virtual memory
  - Keeps processes in their own memory space
- · Role of architecture:
  - Provide user mode and supervisor mode
  - Protect certain aspects of CPU state
  - Provide mechanisms for switching between user mode and supervisor mode
  - Provide mechanisms to limit memory accesses
  - Provide TLB to accelerate the address translation





### Virtual Addressing with a Cache


• Thus it takes an *extra* memory access to translate a VA to a PA




- This makes memory (cache) accesses very expensive (if every access was really two accesses)
- Translation Lookaside Buffer (TLB) keeps track of recently used address mappings to avoid having to do a page table lookup









### **TLB and Context Switch**

- In multi-programming we need to use TLB for the active process
  - What to do with TLB at context switch?
- Too costly to clear TLB on every context switch
- Keep track of PTE in TLB per process using ASID

34

### 

### **Example**

Consider a virtual memory system with the following properties:

- 32-bit virtual address (4 Gbytes)
- 26-bit physical memory (64 Mbytes)
- 4 Kbyte pages (12 bits)
- a. How big is the page table for this memory system, assuming each page table entry has 4 overhead bits (valid, protection, dirty, use) and holds one physical page number? Give your answer in bits.
- b. Approximately how many pages of user data, at maximum, can we have in physical memory?
- c. If we wanted to keep the page table under 1Mbit in size, how big would we have to make the pages? Assume a page needs to be  $2^{\rm K}$  bytes, and find the correct value of K.

### Part a

 $AddressSpaceSize = 2^{32} = 4 \times 2^{30} \approx 4 \times 10^9 \ Bytes$ 

$$NumberOfPages_{virtual} = \frac{AddressSpaceSize}{PageSize} = \frac{2^{32}}{4 \times 1000} \approx \frac{2^{32}}{2^{12}} = 2^{20}$$

 $NumberOfPages_{virtual} \approx 1,000,000$ 

The page table must have 1,000,000 entries. To compute the size in bits note that the page offset need not be stored in the page table. There are 4 Kbytes per page requiring 12 bits of offset  $(4000=4\times10^3\approx2^{12})$ . Thus each page table entry must map 20 bits of virtual page number (32-12=20) to (26-12=14) bits of physical page number. Taking into account the 4 overhead bits, each entry requires 18 bits. With 1,000,000 entries, the page table size is 18 megabits.

37

### Part b

$$NumberOfPages_{physical} = \frac{AddressSpaceSize_{physical}}{PageSize} = \frac{2^{26}}{4 \times 1000} \approx \frac{2^{26}}{2^{12}} = 2^{14}$$

 $NumberOfPages_{physical} \approx 16,000$ 

38

### Part c

 $PageTableSize = 1 \text{ Megabits} = \frac{10^6}{8} \text{ Megabytes} \approx \frac{2^{20}}{2^3} = 2^{17} \text{ Megabytes}$ 

Assuming that the page is  $2^K$  bytes, we need K bits for page offset in both the physical and virtual addresses. Thus each page entry requires:

$$PageEntrySize = (26 - K) + 4 = 30 - K \text{ bits} = \frac{30 - K}{8} Bytes$$

Now we must calculate the number of entries (corresponding to the number of virtual pages) that must be kept in the page table:

$$NumberOfPages_{virtual} = \frac{AddressSpaceSize}{PageSize} = \frac{2^{32}}{2^K} = 2^{32-K}$$

The following relationship holds:

 $PageTableSize = PageEntrySize \times NumberOfPages_{virtual}$  $2^{17} = \frac{30 - K}{2} \times 2^{32-K}$ 

$$2^{K-12} = 30 - K \Longrightarrow 15 < K < 16$$

We must pick K=16 to stay under the specified limit of 1 Mbits of page table.

39

### Cache, Virtual Memory and Virtual Machines

4


### **Cache and Virtual Memory**

- · Which address to use to index to cache sets?
  - Physical address? May be slow due to translation
  - Virtual? Protection, process switching, aliasing
- · How to make a virtual cache work?
  - Page coloring
- Get the best of both: virtually indexed, physically tagged cache

41

### **Cache vs. Virtual Memory**

- Concept behind VM is almost identical to concept behind cache.
- But different terminology
  - Cache: Block VM: Page
  - Cache: Cache Miss VM: Page Fault
- Caches implemented completely in hardware. VM implemented in software, with hardware support from the processor.
- Cache speeds up main memory access, while main memory speeds up VM access.



### **Impact of These Properties on Design**

- Comparing to cache, how would we set the following design parameters?
  - block size?
  - · Large, since disks perform better at transferring large blocks
  - Associativity?
  - High, to minimize miss rate
  - Write through or write back?
  - Write back, since can't afford to perform small writes to disk
- What would the impact of these choices be on:
  - miss rate
    - Extremely low. << 1%
  - hit time
  - Must match cache/DRAM performance
  - miss latency (penalty)
     Very high. ~20ms

4

### **Associativity of VM**

- · Cache miss penalty: 8-150 clock cycles
- VM miss penalty: 1,000,000 10,000,000 clock cycles
- Because of the high miss penalty, VM design minimizes miss rate by allowing full associativity for page placement

45

### **Write Strategies**

- Disk I/O slow (millions of clock cycles)
- · Always write-back; never write-through
- Use dirty bit to decide whether to write disk before eviction
- · Smart disk controllers buffers writes
  - copy replaced page in buffer
  - read new page into main memory
  - write from buffer to disk

4

### Virtual Machines

- · Supports isolation and security
- · Sharing a computer among many unrelated users
- Enabled by raw speed of processors, making the overhead more acceptable
- Allows different ISAs and operating systems to be presented to user programs
  - "System Virtual Machines"
  - SVM software is called "virtual machine monitor" or "hypervisor"
  - Individual virtual machines run under the monitor are called "guest VMs"

### Impact of VMs on Virtual Memory

Each guest OS maintains its own set of page tables

- VMM adds a level of memory between physical and virtual memory called "real memory"
- VMM maintains shadow page table that maps guest virtual addresses to physical addresses
  - Requires VMM to detect guest's changes to its own page table
  - Occurs naturally if accessing the page table pointer is a privileged operation