



### Pipelining is Not That Easy for Computers


- Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle
  - Structural hazards: Arise from hardware resource conflicts when the available hardware cannot support all possible combinations of instructions.
  - <u>Data hazards</u>: Arise when an instruction depends on the results of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline
  - Control hazards: Arise from the pipelining of conditional branches and other instructions that change the PC
- A possible solution is to "stall" the pipeline until the hazard is resolved, inserting one or more "bubbles" in the pipeline
  - You can always resolve pipeline hazards by waiting





### Structural Hazards

- In pipelined processors, overlapped instruction execution requires pipelining of functional units and duplication of resources to allow all possible combinations of instructions in the pipeline.
- If a resource conflict arises due to a hardware resource being required by more than one instruction in a single cycle, and one or more such instructions cannot be accommodated, a structural hazard has occurred, for example:
  - $\boldsymbol{-}$  when a machine has only one register file write port
  - or when a pipelined machine has a shared single-memory pipeline for data and instructions.









### Performance of Pipelines with Stalls

 Hazards in pipelines may make it necessary to stall the pipeline by one or more cycles, thus degrading performance from the ideal CPI of 1.

CPI pipelined = Ideal CPI + Pipeline stall clock cycles per instruction

 If pipelining overhead is ignored and we assume that the stages are perfectly balanced then:

Speedup = CPI unpipelined/(1+Pipeline stall cycles per instruction)

 When all instructions take the same number of cycles and is equal to the number of pipeline stages then:

Speedup = Pipeline depth/(1+ Pipeline stall cycles per instruction)

### Performance of Pipelines with Stalls

 If we think of pipelining as improving the effective clock cycle time, then given the the CPI for the unpipelined machine and the CPI of the ideal pipelined machine = 1, then effective speedup of a pipeline with stalls over the unpipelind case is given by:

Speedup = 1 Clock cycles unpiplined
1 + Pipeline stall cycles per instruction
Clock cycle pipelined

 When pipe stages are balanced with no overhead, the clock cycle for the pipelined machine is smaller by a factor equal to the pipelined depth:

Clock cycle pipelined = clock cycle unpipelined / pipeline depth Pipeline depth = Clock cycle unpipelined / clock cycle pipelined

 $\label{eq:Speedup} \textbf{Speedup} = \underbrace{ \begin{array}{c} \textbf{1} \\ \textbf{1 + pipeline stall cycles per instruction} \end{array}}_{\textbf{X}} \textbf{pipeline depth}$ 

### Speed Up Equation for Pipelining

Viewpoint: Improving clock cycle time (CPI<sub>unpipelined</sub> =1).

$$Speedup = \frac{CPI_{inspirelined}}{CPI_{popelined}} \times \frac{CycleTime_{unpipelined}}{CycleTime_{pipelined}}$$

$$= \frac{1}{1 + CPI_{stall}} \times \frac{CycleTime_{unpipelined}}{CycleTime_{pipelined}}$$

$$Depth_{pipelined} = \frac{CycleTime_{unpipelined}}{CycleTime_{pipelined}}$$

$$Pipeline_{pipelined} = \frac{CpcleTime_{pipelined}}{CycleTime_{pipelined}}$$

$$Speedup = \frac{Depth_{pipelined}}{1 + CPI_{stall}}$$

### Speed Up Equation for Pipelining

Viewpoint: Decreasing CPI (ignoring the cycle time overhead of pipelining).

$$Speedup = \frac{CPI_{unpipelind}}{CPI_{ideal} + CPI_{stall}}$$
$$= \frac{Depth_{pipelined}}{1 + CPI_{stall}}$$

1.0

### Example: Dual-port vs. Single-port Memory

- Machine A: Dual ported memory (0 stalls)
- Machine B: Single ported memory (1 stall), but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- · Loads/stores are 40% of instructions executed


```
\begin{split} & SpeedUp_{\lambda} = (Pipeline\ Depth/(1\ +\ 0))\ \times\ (CycleTime_{unpipe}/CycleTime_{pipe}) \\ & = Pipeline\ Depth/\\ & SpeedUp_{B} = Pipeline\ Depth/(1\ +\ 0.4\ \times\ 1) \\ & \times\ (CycleTime_{unpipe}/\ (CycleTime_{unpipe}\ /\ 1.05) \\ & = (Pipeline\ Depth/1.4)\ \times\ 1.05 \\ & = 0.75\ \times\ Pipeline\ Depth/\\ & SpeedUp_{A}/SpeedUp_{B} = Pipeline\ Depth/(0.48\ \times\ Pipeline\ Depth) = 1.33 \end{split}
```

Machine A is 1.33 times faster

15

### Pipeline Hazards

- Hazards reduce the ideal speedup gained from pipelining and are classified into three classes:
  - Structural hazards: Arise from hardware resource conflicts when the available hardware cannot support all possible combinations of instructions.
  - <u>Data hazards</u>: Arise when an instruction depends on the results of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline
  - <u>Control hazards</u>: Arise from the pipelining of conditional branches and other instructions that change the PC
- We can always resolve hazards by waiting



### Data Hazard Classification

Given two instructions I, J, with I occurring before J in an instruction stream:

RAW (read after write): A true data dependence

J tried to read a source before / writes to it, so J incorrectly gets the old value.

• WAW (write after write): A name dependence


J tries to write an operand before it is written by I


The writes end up being performed in the wrong order.


• WAR (write after read): A name dependence


J tries to write to a destination before it is read by I, so I incorrectly gets the new value.

RAR (read after read): (Usually) not a hazard












## Data Hazards • Solutions for Data Hazards - Stalling - Forwarding: • connect new value directly to next stage - Reordering, renaming, ...








### Data Hazards Requiring Stall Cycles


 In some code sequence cases, potential data hazards cannot be handled by bypassing. For example:


> L.D R1, 0 (R2) DSUB R4, R1, R5 AND R6, R1, R7 OR R8, R1, R9

- The L.D (load double word) instruction has the data in clock cycle 4 (MEM cycle).
- The DSUB instruction needs the data of R1 in the beginning of that cycle.
- Hazard prevented by hardware pipeline interlock causing a stall cycle.

\_\_







### Pipeline Hazards

- Hazards reduce the ideal speedup gained from pipelining and are classified into three classes:
  - <u>Structural hazards:</u> Arise from hardware resource conflicts when the available hardware cannot support all possible combinations of instructions.
  - <u>Data hazards:</u> Arise when an instruction depends on the results of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline
  - Control hazards: Arise from the pipelining of conditional branches and other instructions that change the PC
- · Can always resolve hazards by waiting

### Control Hazards

A *control hazard* is when we need to find the destination of a branch, and can't fetch any new instructions until we know that destination.

### A branch is either

- Taken: PC <= PC + 4 + Immediate
- Not Taken: PC <= PC + 4

if (cond) PC ← ALUOutput else PC ← NPC

32


### Control Hazards

- When a conditional branch is executed it may change the PC and, without any special measures, leads to stalling the pipeline for a number of cycles until the branch condition is known.
- In current MIPS pipeline, the conditional branch is resolved in the MEM stage resulting in three stall cycles as shown below:

```
IF ID EX MEM WB
Branch instruction
Branch successor
                       IF stall stall IF ID EX MEM WB
Branch successor + 1
                                              ID
                                                  EX
                                                        MEM WB
Branch successor + 2
                                              IF
                                                  ID
                                                         FX
                                                               MFM
Branch successor + 3
                                                         ID
                                                                EX
Branch successor + 4
                                                          IF
                                                                ID
Branch successor + 5
```

Three clock cycles are wasted for every branch for current MIPS pipeline

33





### Reducing Branch Stall Cycles

- Pipeline hardware measures to reduce branch stall cycles:
- 1- Find out whether a branch is taken earlier in the pipeline.
- 2- Compute the taken PC earlier in the pipeline.

### In MIPS:

- In MIPS branch instructions BEQZ, BNZ, test a register for equality to zero.
- This can be completed in the ID cycle by moving the zero test into that cycle.
- Both PCs (taken and not taken) must be computed early.
- Requires an additional adder because the current ALU is not useable until EX cycle.
- This results in just a single cycle stall on branches.







### Reducing Branch Penalties

- One scheme is to flush or freeze the pipeline whenever a conditional branch is decoded by deleting or holding any instructions in the pipeline until the branch destination is known (zero pipeline registers, control lines).
- Another method is to predict that the branch is not taken where the state of the machine is not changed until the branch outcome is definitely known. Execution here continues with the next instruction; stall occurs here when the branch is taken
- Another method is to predict that the branch is taken and begin fetching and executing at the target; stalls occur here if the branch is not taken.

38

nstruction $i + 1$ nstruction $i + 2$		IF							
nstruction $i + 2$		**	ID	EX	MEM	WB			
			IF	ID	EX	MEM	WB		
nstruction i + 3				IF	ID	EX	MEM	WB	
nstruction i + 4					IF	ID	EX	MEM	WE
Taken branch instruction	IF	ID	EX	MEM	WB				
nstruction i + 1		IF	idle	idle	idle	idle			
Branch target			IF	ID	EX	MEM	WB		
Branch target + 1				IF	ID	EX	MEM	WB	
Branch target + 2					IF	ID	EX	MEM	WI







# Canceling Branches • When the branch goes as predicted, the instruction in the branch delay slot is executed normally. • When the branch does not go as predicted the instruction is turned into a no-op. • The effectiveness of this method depends on whether we predict the branch correctly.

### Static Compiler Branch Prediction

- Two basic methods exist to statically predict branches at compile time:
- 1 By examination of program behavior and the use of information collected from earlier runs of the program.
  - For example, a program profile may show that most branches are taken. The simplest scheme in this case is to just predict the branch as taken
  - Different branch instructions may have different behavior
- 2 To predict branches on the basis of branch direction, choosing backward branches (loop) as taken and forward branches (if) as not taken.







### Pipeline Performance Example

· Assume the following MIPS instruction mix:

Туре	Freque	ency
Arith/Logic	40%	
Load	30%	of which 25% are followed immediately by an ALU instruction using the loaded value
Store	10%	ŭ
hranch	20%	of which 45% are taken

- What is the resulting CPI for the pipelined MIPS with forwarding and branch address calculation in ID stage when using a predict branch not-taken scheme?
- CPI = Ideal CPI + Pipeline stall clock cycles per instruction


=	1 +	stalls by loads	+	stalls by branche
=	1 +	.3 x .25 x 1	+	.2 x .45 x 1
=	1 +	.075	+	.09
=	1.165			


## **Dynamic Branch**


Prediction

### Dynamic Branch Prediction

- Builds on the premise that history matters
  - -Observe the behavior of branches in previous instances and try to predict future branch behavior
  - -Try to predict the outcome of a branch early on in order to avoid stalls
  - -Branch prediction is critical for multiple issue
    - In an n-issue processor, branches will come n times faster than a single issue processor










1 mis-prediction changes the prediction
Only considers the taken/not-taken (T/NT) of the last time


No consideration of the biased distribution of T/NT for branches
Braches are highly biased on T/NT, e.g., one braches prefer T and another prefer NT
Every change of branch outcome is likely to generate two mispredictions


High mis-prediction rate!











Correlating Branch Predictors

• Correlated branches

if (a==8) b = 5;

if (a==9) b = 22;

...

if (a==3) a = 0;

if (b==9) b = 0;

if (a==b) c = 0;

...

• We may predict the branch directions based on the outcome of the last few branches


Consider last m branches' decisions (T or NT)


 E.g., m=3

 For each pattern of these m prior branches, construct an n-bit predictor

 n bits (e.g., 2 bits) for each predictor
 Based on the state of the last m branches, and the state of the predictor, make the prediction for the current branch
 Current branch's direction (taken or not taken) will affect the prediction of the next branch

 (m,n) pridictor: "To see the last m branches, each predictor has n-bit" (e.g.,m=3,n=2)






### Storage Size

- · Given a (m,n) predictor
  - Each entry has 2<sup>m</sup> predictors
  - Each predictor has n-bit
- To carry E entries we need, 2<sup>m</sup>·n·E bits

### Tournament Predictor

- · A combination of the local and global predictor
- · Select the predictor with the best prediction rate
- · Slightly better



### Tackle Branch Hazards

- #1: Stall until branch direction is clear
- #2: Determine branch outcome and target earlier
- #3: Predict the branch outcome and target Static branch prediction

Predict Branch Not Taken

- Execute successor instructions in sequence
- "Squash" instructions in pipeline if branch actually taken
   Advantage of late pipeline state update
- 47% MIPS branches not taken on average
- PC+4 already calculated, so use it to get next instruction

Predict Branch Taken

- 53% MIPS branches taken on average
   But haven't calculated branch target address in MIPS
  - MIPS still incurs 1 cycle branch penalty
     Other machines: branch target known before outcome
- Dynamic branch prediction

1-bit predictor, 2-bit predictor

Correlating branch predictor tournament predictor

#4: Delayed Branch

### Reduction of Branch Penalties: Delayed Branch Define branch to take place AFTER one or more following instruction(s) branch instruction $sequential successor_1$ sequential successor, sequential successor, Branch delay of length n branch target if taken - 1 slot delay allows proper decision and branch target address in the 5stage MIPS pipeline Requires compiler help

### Reduction of Branch Penalties: Delayed Branch

· When delayed branch is used, the branch is delayed by n cycles, following this execution pattern:

conditional branch instruction sequential successor<sub>1</sub> sequential successor2

sequential successor, branch target if taken

The sequential successor instruction are said to be in the branch delay slots. These instructions are executed whether or not the branch is taken.

### Delayed Branch Example (1-slot)

Untaken branch instruction	IF	ID	EX	MEM	WB				
Untaken branch instruction	IF	ID	EA	NIEM	WD				
Branch delay instruction $(i + 1)$		IF	ID	EX	MEM	WB			
Instruction $i + 2$			IF	ID	EX	MEM	WB		
Instruction $i + 3$				IF	ID	EX	MEM	WB	
Instruction $i \pm 4$					TE	ID	FX	MFM	WB

Taken branch instruction	IF	ID	EX	MEM	WB				
Branch delay instruction $(i + 1)$		IF	ID	EX	MEM	WB			
Branch target			IF	ID	EX	MEM	WB		
Branch target + 1				IF	ID	EX	MEM	WB	
Donald Community (2)					TT:	ID	EW	MENA	MID

The behavior of a delayed branch is the same whether or not the branch is taken

6

## Reduction of Branch Penalties: Delayed Branch

- In practice, almost all machines that utilize delayed branches have a single instruction delay slot.
- The job of the compiler is to make the successor instructions valid and useful instructions.
  - Fills about 60% of branch delay slots
  - About 80% of instructions executed in branch delay slots useful in computation
  - About 50% (60% x 80%) of slots usefully filled

68

### Delayed Branch-delay Slot Scheduling Strategies

The branch-delay slot instruction can be chosen from three cases:

### A An independent instruction from before the branch:

Always improves performance when used. The branch must not depend on the rescheduled instruction.

### **B** An instruction from the target of the branch:

Improves performance if the branch is taken and may require instruction duplication. This instruction must be safe to execute if the branch is not taken.

### C An instruction from the fall through instruction stream:

Improves performance when the branch is not taken. The instruction must be safe to execute when the branch is taken.

69

### Delayed Branch

- Instruction in branch delay slot is always executed
- Compiler (tries to) move a useful instruction into delay slot.
- (a) From before the Branch: Always helpful when possible

```
ADD R1, R2, R3
BEQZ R2, L1
DELAY SLOT
-
L1:
BEQZ R2, L1
BEQZ R2, L1
-
L1:
L1:
```

 If the ADD instruction were: ADD R2, R1, R3 the move would not be possible

7

### Delayed Branch

(b) From the Target: Helps when branch is taken. May duplicate instructions

ADD R2, R1, R3
BEQZ R2, L1
DELAY SLOT
L1: SUB R4, R5, R6

ADD R2, R1, R3
BEQZ R2, L2
SUB R4, R5, R6
L1: SUB R4, R5, R6
L2:

Instructions between BEQZ and SUB (in fall through) must not use R4.

71

### Delayed Branch

(c) From Fall Through: Helps when branch is not taken.

ADD R2, R1, R3
BEQZ R2, L1
DELAY SLOT
SUB R4, R5, R6

ADD R2, R1, R3
BEQZ R2, L1
SUB R4, R5, R6
L1:

Instructions at target (L1 and after) must not use R4 till set again.

· Cancelling (Nullifying) Branch:


Branch instruction indicates direction of prediction.

If mispredicted the instruction in the delay slot is cancelled.

Greater flexibility for compiler to schedule instructions.

### Branch-delay Slot: Canceling Branches

- In a canceling branch, a static compiler branch direction prediction is included with the branch-delay slot instruction.
- When the branch goes as the compiler expects, the instruction in the branch delay slot is executed normally.
- When the branch does not go as expected the instruction is turned into a no-op.
- Canceling branches eliminate the conditions on instruction selection in delay instruction strategies B, C
- The effectiveness of this method depends on whether we predict the branch correctly.
- In practice 50% of time, we have no stalls (nop).



### Performance of Branch Schemes

The effective pipeline speedup with branch penalties: (assuming an ideal pipeline CPI of 1)

Pipeline speedup = Pipeline depth 1 + Pipeline stall cycles from branches

Pipeline stall cycles from branches = Branch frequency X branch penalty

Pipeline speedup = Pipeline Depth 1 + Branch frequency X Branch penalty

### Evaluating Branch Alternatives (MIPS)

 $Pipeline \ speedup = \frac{Pipeline \ depth}{1 + Branch \ frequency \times Branch \ penalty}$ 

	ranch heme penalty	СРІ	speedup v. unpipelined
Stall pipeline	1	1.14	4.4
Predict taken	1	1.14	4.4
Predict not taken	1	1.09	4.5
Delayed branch	0.5	1.07	4.6

Conditional & Unconditional = 14%, 65% change PC (taken)

### Delayed Branch

- · Limitations of delayed branch
  - Compiler may not find appropriate instructions to fill delay slots. Then it fills delay slots with no-ops.
  - Visible architectural feature likely to change with new implementations
    - Pipeline structure is exposed to compiler. Need to know how many delay slots.

### Delayed Branch

- Compiler effectiveness for single branch delay slot:
  - Fills about 60% of branch delay slots
  - About 80% of instructions executed in branch delay slots useful in computation
  - About 50% (60% x 80%) of slots usefully filled
- Delayed Branch downside: As processor go to deeper pipelines and multiple issue, the branch delay grows and need more than one delay slot
  - Delayed branching has lost popularity compared to more expensive but more flexible dynamic approaches
  - Growth in available transistors has made dynamic approaches relatively cheaper