COMP4611: Design and Analysis of
Computer Architectures

Memory System

Cache

Lin Gu
CSE, HKUST

Memory Hierarchy: Motivation The Principle Of Locality

- Programs usually access a relatively small portion of their address space (instructions/data) at any instant of time (loops, data arrays).
- · Two Types of locality:
 - Temporal Locality: If an item is referenced, it will tend to be referenced again soon.
 - Spatial locality: If an item is referenced, items whose addresses are close by will tend to be referenced soon .
- The presence of locality in program behavior (e.g., loops, data arrays), makes it possible to satisfy a large percentage of program access needs (both instructions and operands) using memory levels with much less capacity than the program address space.

Locality Example

Sum = 0;
for (i = 0; i < n; i++)
sum += a[i];
return sum;

• Data

-Reference array elements in
succession (stride-1 reference
pattern):
-Reference sum each iteration:
-Reference instructions in sequence:
-Cycle through loop repeatedly:

Spatial locality
Temporal locality
Temporal locality

Memory Hierarchy: Terminology

A Block: The smallest unit of information transferred between two levels.

Hit: Item is found in some block in the upper level (example: Block X)

Hit Rate: The fraction of memory accesses found in the upper level.

Hit Time: Time to access the upper level which consists of memory access time + time to determine hit/miss

Miss: Item needs to be retrieved from a block in the lower level (Block Y)

Miss Penalty: Time to replace a block in the upper level + Time to deliver the block to the processor


Hit Time << Miss Penalty


Lower Level Memory

To Processor

Bik Y

Bik Y





Cache Design & Operation Issues

- Q1: Where can a block be placed in cache?
 (Block placement strategy & Cache organization)

 Fully Associative, Set Associative, Direct Mapped.
- Q2: How is a block found if it is in cache? (Block identification)
- Q3: Which block should be replaced on a miss?
 - (Block replacement)
 Random, LRU.
- Q4: What happens on a write? (Cache write policy)
 - Write through, write back.

Type of cache	Mapping of data from memory to cache	Complexity of searching the cache		
	DM and FA can be thought as special cases of SA •DM → 1-way SA •FA → All-way SA	Easy search mechanism		
Set-associative (SA)	A memory value can be placed in any of a set of locations in the cache	Slightly more involved search mechanism		
Fully- associative (FA)	A memory value can be placed in any location in the cache	Extensive hardware resource required to search (CAM)		


Cache Organization & Placement Strategies

Placement strategies or mapping of a main memory data block onto cache block frame addresses divide cache into three organizations:

Direct mapped cache: A block can be placed in one location only, given by:

(Block address) MOD (Number of blocks in cache)

- Advantage: It is easy to locate blocks in the cache (only one nossibility)
- Disadvantage: Certain blocks cannot be simultaneously present in the cache (they can only have the same location)




Direct Mapping Data Direct mapping: A memory value can only be placed at a single corresponding location in the cache


Cache Organization & Placement Strategies


- Fully associative cache: A block can be placed anywhere in cache.
 - Advantage: No restriction on the placement of blocks. Any combination of blocks can be simultaneously present in the cache.
 - Disadvantage: Costly (hardware and time) to search for a block in the cache
- Set associative cache: A block can be placed in a restricted set of places, or cache block frames. A set is a group of block frames in the cache. A block is first mapped onto the set and then it can be placed anywhere within the set. The set in this case is chosen by:


(Block address) MOD (Number of sets in cache)

- ➢ If there are n blocks in a set the cache placement is called n-way setassociative, or n-associative.
- A good compromise between direct mapped and fully associative caches (most processors use this method).













An Example


- Assume a direct mapped cache with 4-word blocks and a total size of 16 words.
- Consider the following string of address references given as word addresses:
 - -1, 4, 8, 5, 20, 17, 19, 56, 9, 11, 4, 43, 5, 6, 9, 17
- Show the hits and misses and final cache contents.















































Summary Address Miss/Hit • Number of Hits = 6 • Number of Misses = 10 Miss Miss • Hit Ratio: 6/16 = Hit 37.5% Unacceptable 20 Miss Miss • Typical Hit ratio: 19 Hit Miss 56 Miss 11 Hit Miss 43 Hit Hit Miss 17 Hit







Direct-Mapped Cache Example

- Suppose we have a 16KB of data in a directmapped cache with 4 word blocks
- Determine the size of the tag, index and offset fields if we're using a 32-bit architecture
- Offset
 - need to specify correct byte within a block
 - block contains 4 words = 16 bytes = 24 bytes
 - need 4 bits to specify correct byte

39

Direct-Mapped Cache Example

- Index: (~index into an "array of blocks")
 - need to specify correct row in cache
 - cache contains 16 KB = 214 bytes
 - block contains 24 bytes (4 words)


rows/cache =# blocks/cache (since there's one block/row)


- bytes/cache bytes/row
- = 2¹⁴ bytes/cache
- 24 bytes/row
- = 2¹⁰ rows/cache


need 10 bits to specify this many rows


Direct-Mapped Cache Example


- Tag: use remaining bits as tag
 - tag length = mem addr length
 - offset
 - index
 - = 32 4 10 bits
 - = 18 bits
 - so tag is leftmost 18 bits of memory address


















- Unified Level 1 Cache - Unified Level 1 Cache - A single level 1 cache is used for both instructions and data. - Separate instruction/data Level 1 caches (Harvard Memory Architecture): The level 1 (L₁) cache is split into two caches, one for instructions (instruction cache, L₁-cache) and the other for data (data cache, L₁ D-cache). - Processor Control Datapath B Level 1 Cache Control Datapath B Level 1 Cache Level 1 Cache Separate Level 1 Caches (Harvard Memory Architecture)

Cache Replacement Policy

When a cache miss occurs the cache controller may have to select a block of cache data to be removed from a cache block frame and replaced with the requested data, such a block is selected by one of two methods (for direct mapped cache, there is only one choice):

- Random
 - Any block is randomly selected for replacement providing uniform allocation.
 - · Simple to build in hardware.
 - The most widely used cache replacement strategy.
- Least-recently used (LRU):
 - Accesses to blocks are recorded and the block replaced is the one that was not used for the longest period of time.
 - LRU is *expensive* to implement, as the number of blocks to be tracked increases, and is usually approximated.

5



Miss Rates for Caches with Different Size, Associativity & Replacement Algorithm

Sample Data

2-	way	4-way	8-w	<i>r</i> ay
LRU	Random	LRU Random	LRU	Random
5.18%	5.69%	4.67% 5.29%	4.39%	4.96%
1.88%	2.01%	1.54% 1.66%	1.39%	1.53%
1.15%	1.17%	1.13% 1.13%	1.12%	1.12%
	LRU 5.18% 1.88%	5.18% 5.69% 1.88% 2.01%	LRU Random LRU Random 5.18% 5.69% 4.67% 5.29% 1.88% 2.01% 1.54% 1.66%	LRU Random LRU Random LRU 5.18% 5.69% 4.67% 5.29% 4.39% 1.88% 2.01% 1.54% 1.66% 1.39%

Cache and Memory Performance

Average Memory Access Time (AMAT), Memory Stall cycles

- The Average Memory Access Time (AMAT): The average number of cycles required to complete a memory access request by the CPU.
- Memory stall cycles per memory access: The number of stall cycles added to CPU execution cycles for one memory access.
- For an ideal memory: AMAT = 1 cycle, this results in zero memory stall cycles.
- Memory stall cycles per memory access = AMAT -1
- Memory stall cycles per instruction =

Memory stall cycles per memory access

x Number of memory accesses per instruction

= (AMAT-1) x (1+ fraction of loads/stores)

Instruction Fetch

53

Cache Performance

Unified Memory Architecture

 For a CPU with a single level (L1) of cache for both instructions and data and no stalls for cache hits:

With ideal memory

Total CPU time = (CPU execution clock cycles +

Memory stall clock cycles) x clock cycle time

Memory stall clock cycles =

(Reads x Read miss rate x Read miss penalty) + (Writes x Write miss rate x Write miss penalty)

If write and read miss penalties are the same:

Memory stall clock cycles = Memory accesses x Miss rate x Miss penalty

Cache Performance

Unified Memory Architecture

- CPUtime = Instruction count x CPI x Clock cycle time
- CPI_{execution} = CPI with ideal memory
- CPI = CPI_{execution} + MEM Stall cycles per instruction
- CPUtime = Instruction Count x (CPI_{execution} +

MEM Stall cycles per instruction) x Clock cycle time

MEM Stall cycles per instruction =

MEM accesses per instruction x Miss rate x Miss penalty

CPUtime = IC x (CPI_{execution} + MEM accesses per instruction x
 Miss rate x Miss penalty) x Clock cycle time

- Misses per instruction = Memory accesses per instruction x Miss rate
- CPUtime = IC x (CPI_{execution} + Misses per instruction x Miss penalty) x
 Clock cycle time

55

Memory Access Tree For Unified Level 1 Cache

CPU Memory Access

```
L_1 \qquad \begin{array}{c} L1 \text{ Hit:} \\ \% = \text{Hit Rate} = \text{H1} \\ \text{Access Time} = 1 \\ \text{Stalls} = \text{H1 x 0} = 0 \\ \text{(No Stall)} \end{array}
```

 $\begin{array}{l} \textbf{L1 Miss:} \\ \textbf{\%} = (1\text{- Hit rate}) = (1\text{-H1}) \\ \textbf{Access time} = M + 1 \\ \textbf{Stall cycles per access} = M \ x \ (1\text{-H1}) \end{array}$

 $AMAT = H1 \times 1 + (1-H1) \times (M+1) = 1 + M \times (1-H1)$

 $Stall\ Cycles\ Per\ Access =\ AMAT - 1 \ = \ M\ x\ (1\ -H1)$

M = Miss Penalty H1 = Level 1 Hit Rate 1- H1 = Level 1 Miss Rate

56

Cache Impact On Performance: An Example

Assuming the following execution and cache parameters:

- Cache miss penalty = 50 cycles
- Normal instruction execution CPI ignoring memory stalls = 2.0 cycles
- Miss rate = 2%
- Average memory references/instruction = 1.33

CPU time = IC x [CPI _{execution} + Memory accesses/instruction x Miss rate x Miss penalty] x Clock cycle time

CPU time $_{with\ cache}$ = IC x (2.0 + (1.33 x 2% x 50)) x clock cycle time = IC x 3.33 x Clock cycle time

→ Lower CPI _{execution} increases the impact of cache miss clock cycles

57

Cache Performance Example

- Suppose a CPU executes at Clock Rate = 200 MHz (5 ns per cycle) with a single level of cache.
- CPI_{execution} = 1.1
- Instruction mix: 50% arith/logic, 30% load/store, 20% control
- Assume a cache miss rate of 1.5% and a miss penalty of 50 cycles.

CPI = CPI_{execution} + mem stalls per instruction

Mem Stalls per instruction = Mem accesses per instruction \times Miss rate \times Miss penalty Mem accesses per instruction = 1 + .3 = 1.3

Mem Stalls per instruction $\frac{1}{N_{\text{etch}}}$ $\frac{1}{N_{\text{etch}}}$

The ideal memory CPU with no misses is 2.075/1.1 = 1.88 times faster

58

Cache Performance Example

- Suppose for the previous example we double the clock rate to 400 MHZ, how much faster is this machine, assuming similar miss rate, instruction mix?
- Since memory speed is not changed, the miss penalty takes more CPU cycles:

$$\begin{split} \text{Miss penalty} &= 50 \times 2 = 100 \text{ cycles.} \\ \text{CPI} &= 1.1 + 1.3 \times .015 \times 100 = 1.1 + 1.95 = 3.05 \\ \text{Speedup} &= (\text{CPI}_{\text{old}} \times \text{C}_{\text{old}}) / (\text{CPI}_{\text{new}} \times \text{C}_{\text{new}}) \\ &= 2.075 \times 2 / 3.05 = 1.36 \end{split}$$

The new machine is only 1.36 times faster rather than 2 times faster due to the increased effect of cache misses.

CPUs with higher clock rate, have more cycles per cache miss and more memory impact on CPI.

59

Cache Performance

Harvard Memory Architecture

For a CPU with separate or split level one (L1) caches for instructions and data (Harvard memory architecture) and no stalls for cache hits:


CPUtime = Instruction count x CPI x Clock cycle time

CPI = CPI_{execution} + Mem Stall cycles per instruction

CPUtime = Instruction Count x $(CPI_{execution} +$

Mem Stall cycles per instruction) x Clock cycle time

Mem Stall cycles per instruction = Instruction Fetch Miss rate x Miss Penalty + Data Memory Accesses Per Instruction x Data Miss Rate x Miss Penalty




Typical Cache Performance Data Using SPEC92 Instruction cache Data cache Unified cache 13.34% 1 KB 3.06% 24.61% 2 KB 2.26% 20.57% 9.78% 4 KB 1.78% 15.94% 7.24% 10.19% 4.57% 8 KB 1.10% 16 KB 0.64% 6.47% 2.87% 32 KB 0.39% 4.82% 1.99% 64 KB 3.77% 1.35% 0.95% 128 KB 0.02% 2.88%

Cache Performance Example • To compare the performance of either using a 16-KB instruction cache and a 16-KB data cache as opposed to using a unified 32-KB cache, we assume a hit to take one clock cycle and a miss to take 50 clock cycles, and a load or store to take one extra clock cycle on a unified cache, and that 75% of memory accesses are instruction references. Using the miss rates for SPEC92 we get: Overall miss rate for a split cache = (75% x 0.64%) + (25% x 6.47%) = 2.1% • From SPEC92 data a unified cache would have a miss rate of 1.99% Average memory access time = 1 + stall cycles per access = 1 + % instructions x (Instruction miss rate x Miss penalty) +% data x (Data miss rate x Miss penalty) For split cache: Average memory access time_united = 1 + 75% x (0.64% x 50) + 25% x (6.47%x50) = 2.05 cycles For unified cache: Average memory access time_united = 1 + 75% x (1.99%) x 50) + 25% x (1 + 1.99% x 50) = 2.24 cycles

Cache Write Strategies

Cache Read/Write Operations


- Statistical data suggest that reads (including instruction fetches) dominate processor cache accesses (writes account for 25% of data cache traffic).
- In cache reads, a block is read at the same time while the tag is being compared with the block address (searching). If the read is a hit the data is passed to the CPU, if a miss it ignores it.
- In cache writes, modifying the block cannot begin until the tag is checked to see if the address is a hit.
- Thus for cache writes, tag checking cannot take place in parallel, and only the specific data requested by the CPU can be modified.
- Cache is classified according to the write and memory update strategy in place: write through, or write back.





Cache Write Strategies 1 Write Though: Data is written to both the

- cache block and the main memory.

 The lower level always has the most updated data; an
- important feature for I/O and multiprocessing.Easier to implement than write back.
- A write buffer is often used to reduce CPU write stall
- A write burier is often used to reduce CPO write stal while data is written to memory.







Cache Write Strategies

- 2 Write back: Data is written or updated only to the cache block.
 - Writes occur at the speed of cache
 - The modified or dirty cache block is written to main memory later (e.g., when it's being replaced from cache)
 - A status bit called a dirty bit, is used to indicate whether the block was modified while in cache; if not the block is not written to main memory.
 - Uses less memory bandwidth than write through.

70

Write misses

- If we try to write to an address that is not already contained in the cache; this is called a write miss.
- Let's say we want to store 21763 into Mem[1101 0110] but we find that address is not currently in the cache.

Index	٧	Tag	Data		
110	1	(00010)	123456		

Address Data
...
1101 0110 6378
...

• When we update Mem[1101 0110], should we also load it into the cache? No write-allocate

 With a no-write allocate policy, the write operation goes directly to main memory without affecting the cache.

Mem[[101 0] 10] = 21763



Address Data ... | 1101 0110 | 21763 | ...

 This is good when data is written but not immediately used again, in which case there's no point to load it into the cache yet.

Write Allocate

 A write allocate strategy would instead load the newly written data into the cache.

Mem[214] = 21763



• If that data is needed again soon, it will be available in the cache.

Memory Access Tree, Unified L₁

Write Through, No Write Allocate, No Write Buffer

CPU Memory Access

Read

Urite


L1

L1 Read Mie:

Access Time = 1

Stalls Per access
Stall Expressed
Stall Cycles Per Memory Access = % reads x (1 - H1) x M + % write x M

AMAT = 1 + % reads x (1 - H1) x M + % write x M



Write Through Cache Performance Example

- A CPU with CPI_{execution} = 1.1 uses a unified L1 Write Through, No Write Allocate and no write buffer.
- Instruction mix: 50% arith/logic, 15% load, 15% store, 20% control
- · Assume a cache miss rate of 1.5% and a miss penalty of 50 cycles.

 $\label{eq:continuous} \text{CPI = } \quad \text{CPI}_{\text{execution}} \quad + \quad \text{MEM stalls per instruction}$ $\text{MEM Stalls per instruction = } \quad \text{MEM accesses per instruction } \quad x \quad \text{Stalls per access}$ $\text{MEM accesses per instruction = } \quad 1 \quad + \quad .3 \quad = \quad 1.3$

Stalls per access = % reads x miss rate x Miss penalty + % write x Miss penalty % reads = 1.15/1.3 = 88.5% % write = 1.5/1.3 = 11.5% Stalls per access = 50 x (88.5% t.).5% + 11.5% = 6.4 cycles Mem Stalls per instruction = 1.3 x 6.4 = 8.33 cycles AMAT = 1 + 6.4 = 7.4 cycles CPI = 1.1 + 6.33 = 9.43

The ideal memory CPU with no misses is 9.43/1.1 = 8.57 times faster

76

Write Back Cache Performance Example

- A CPU with CPI $_{\rm excution}$ = 1.1 uses a unified L1 with write back , write allocate, and the probability a cache block is dirty = 10%
- Instruction mix: 50% arith/logic, 15% load, 15% store, 20% control
- Assume a cache miss rate of 1.5% and a miss penalty of 50 cycles.

CPI = CPI_{execution} + mem stalls per instruction MEM Stalls per instruction =

MEM accesses per instruction x Stalls per access

MEM accesses per instruction = 1 + .3 = 1.3

Stalls per access = (1-H1) x (M x % clean + 2M x % dirty)

Stalls per access = 1.5% \times (50 \times 90% + 100 \times 10%) = .825 cycles Mem Stalls per instruction = 1.3 \times .825 = 1.07 cycles AMAT = 1 + .825 = 1.825 cycles

CPI = 1.1 + 1.07 = 2.17

The ideal CPU with no misses is 2.17/1.1 = 1.97 times faster

Impact of Cache Organization: An Example

Given:

- A CPI with ideal memory = 2.0 Clock cycle = 2 ns
- 1.3 memory references/instruction Cache size = 64 KB with
- Cache miss penalty = 70 ns, no stall on a cache hit

Compare two caches

- One cache is direct mapped with miss rate = 1.4%
- The other cache is two-way set-associative, where:
 - CPU clock cycle time increases 1.1 times to account for the cache selection multiplexor
 - Miss rate = 1.0%

Impact of Cache Organization: An Example

Average memory access time = Hit time + Miss rate x Miss penalty Average memory access time $_{1\cdot\text{way}}$ = $2.0 + (.014 \times 70) = 2.98 \text{ ns}$ Average memory access time $_{2\cdot\text{way}}$ = $2.0 \times 1.1 + (.010 \times 70) = 2.90 \text{ ns}$ CPU time = IC x [CPI $_{\text{execution}}$ + Memory accesses/instruction x Miss rate x Miss penalty] x Clock cycle time

 $\label{eq:cputime} \begin{subarray}{ll} \mbox{CPUtime}_{\ 1-way} = \mbox{IC} \ x \ (2.0 \ x \ 2 + (1.3 \ x \ .014 \ x \ 70)) = 5.27 \ x \ \mbox{IC} \\ \mbox{CPUtime}_{\ 2-way} = \mbox{IC} \ x \ (2.0 \ x \ 2 \ x \ 1.10 \ + (1.3 \ x \ 0.01 \ x \ 70)) = 5.31 \ x \ \mbox{IC} \\ \mbox{CPUtime}_{\ 2-way} = \mbox{IC} \ x \ (2.0 \ x \ 2 \ x \ 1.10 \ + (1.3 \ x \ 0.01 \ x \ 70)) = 5.31 \ x \ \mbox{IC} \\ \mbox{CPUtime}_{\ 2-way} = \mbox{IC} \ x \ (2.0 \ x \ 2 \ x \ 1.10 \ + (1.3 \ x \ 0.01 \ x \ 70)) = 5.31 \ x \ \mbox{IC} \\ \mbox{CPUtime}_{\ 2-way} = \mbox{IC} \ x \ (2.0 \ x \ 2 \ x \ 1.10 \ + (1.3 \ x \ 0.01 \ x \ 70)) = 5.31 \ x \ \mbox{IC} \\ \mbox{CPUtime}_{\ 2-way} = \mbox{IC} \ x \ (2.0 \ x \ 2 \ x \ 1.10 \ + (1.3 \ x \ 0.01 \ x \ 70)) = 5.31 \ x \ \mbox{IC} \\ \mbox{CPUtime}_{\ 2-way} = \mbox{IC} \ x \ (2.0 \ x \ 2 \ x \ 1.10 \ + (1.3 \ x \ 0.01 \ x \ 70)) = 5.31 \ x \ \mbox{IC} \\ \mbox{CPUtime}_{\ 2-way} = \mbox{IC} \ x \ (2.0 \ x \ 2 \ x \ 1.10 \ + (1.3 \ x \ 0.01 \ x \ 70)) = 5.31 \ x \ \mbox{IC} \\ \mbox{CPUtime}_{\ 2-way} = \mbox{IC} \ x \ (2.0 \ x \ 2 \ x \ 1.00 \ x \ 0.01 \ x \ 0.0$

In this example, 1-way cache offers slightly better performance with less complex hardware.


2 Levels of Cache: L_1 , L_2

Miss Rates For Multi-Level Caches

- Local Miss Rate: This rate is the number of misses in a cache level divided by the number of memory accesses to this level. Local Hit Rate = 1 - Local Miss Rate
- Global Miss Rate: The number of misses in a cache level divided by the total number of memory accesses generated by the CPU.
- Since level 1 receives all CPU memory accesses, for level 1:
 - Local Miss Rate = Global Miss Rate = 1 H1
- For level 2 since it only receives those accesses missed in level 1:
 - Local Miss Rate = Miss rate₁₂= 1- H2
 - Global Miss Rate = Miss rate_{L1} x Miss rate_{L2}

 $= (1-H1) \times (1-H2)$

81



2-Level Cache Performance

CPUtime = IC x (CPI_{execution} + Mem Stall cycles per instruction) x C

Mem Stall cycles per instruction = Mem accesses per instruction x Stall cycles per access

- For a system with 2 levels of cache, assuming no penalty when found in L₁ cache:
- Stall cycles per memory access =
 - [miss rate L_1] x [Hit rate L_2 x Hit time L_2
 - + Miss rate L₂ x Memory access penalty)] = (1-H1) x H2 x T2 + (1-H1)(1-H2) x M

L1 Miss, L2 Hit

L1 Miss, L2 Miss: Must Access Main Memory

83

Two-Level Cache Example

- CPU with CPI_{execution} = 1.1 running at clock rate = 500 MHZ
- 1.3 memory accesses per instruction.
- L₁ cache operates at 500 MHZ with a miss rate of 5%
- L₂ cache operates at 250 MHZ with local miss rate 40%, (T₂ = 2 cycles)
- Memory access penalty, M = 100 cycles. Find CPI.

CPI = CPI_{execution} + MEM Stall cycles per instruction

With No Cache, CPI = 1.1 + 1.3 x 100 = 131.1 With single L₁, CPI = 1.1 + 1.3 x .05 x 100 = 7.6

With L1 and L2 caches:


MEM Stall cycles per instruction = MEM accesses per instruction x Stall cycles per access


Stall cycles per memory access = (1-H1) x H2 xT2 + (1-H1)(1-H2) x M = .05 x .6 x 2 + .05 x .4 x 100

= .06 + 2 = 2.06

MEM Stall cycles per instruction =

MEM accesses per instruction x Stall cycles per access = 2.06 x 1.3 = 2.678





3-Level Cache Performance

CPUtime = IC x (CPI_{conculion} + Mem Stall cycles per instruction) x C
Mem Stall cycles per instruction = Mem accesses per instruction x Stall cycles per access

• For a system with 3 levels of cache, assuming no penalty when found in L₁ cache:

Stall cycles per memory access =
[miss rate L₁ x [Hit rate L₂ x Hit time L₂ + Miss rate L₂ x (Hit rate L3 x Hit time L3 + Miss rate L3 x Memory access penalty)] =

(1-H1) x H2 x T2 + (1-H1) x (1-H2) x H3 x T3 + (1-H1)(1-H2) (1-H3)x M


L1 Miss, L2 Hit L2 Miss, L3 Hit


L1 Miss, L2 Miss:
Must Access Main Memory 87


Three-Level Cache Example
 CPU with CPl_{execution} = 1.1 running at clock rate = 500 MHZ
 1.3 memory accesses per instruction.
 L₁ cache operates at 500 MHZ with a miss rate of 5%
 L₂ cache operates at 250 MHZ with a local miss rate 40%, (T₂ = 2 cycles)
 L₃ cache operates at 100 MHZ with a local miss rate 50%, (T₃ = 5 cycles)
 Memory access penalty, M= 100 cycles. Find CPI.


Three-Level Cache Example • Memory access penalty, M= 100 cycles. Find CPI. With No Cache, CPI = 1.1 + 1.3 x 100 = 131.1 With single L_y CPI = 1.1 + 1.3 x 0.5 x 100 = 7.6 With L1, L2 CPI = 1.1 + 1.3 x (.05 x .6 x 2 + .05 x .4 x 100) = 3.778 CPI = CPI execution + Mem Stall cycles per instruction Mem Stall cycles per instruction = Mem accesses per instruction x Stall cycles per access Stall cycles per memory access = (1-H1) x H2 x T2 + (1-H1) x (1-H2) x H3 x T3 + (1-H1)(1-H2) (1-H3) x M = .05 x .6 x 2 + .05 x .4 x .5 x 5 + .05 x .4 x .5 x 100 = .06 + .05 + 1 = 1.11 CPI = 1.1 + 1.3 x 1.11 = 2.54 Speedup compared to L1 only = 7.6/2.54 = 3 Speedup compared to L1, L2 = 3.778/2.54 = 1.49


Cache on Multicore





























How to Reduce the 3 Cs Cache Misses? Increase Block Size Increase Associativity Use a Victim Cache Use a Pseudo Associative Cache Hardware Prefetching

1. Increase Block Size

- One way to reduce the miss rate is to increase the block size
 - -Take advantage of spatial locality
 - Reduce compulsory misses
- · However, larger blocks have disadvantages
 - -May increase the miss penalty (need to get more data)
 - -May increase hit time
 - May increase conflict misses (smaller number of block frames)
- Increasing the block size can help, but don't overdo it.

103



2. Reduce Misses via Higher Associativity

- Increasing associativity helps reduce conflict misses (8-way should be good enough)
- 2:1 Cache Rule:
 - The miss rate of a direct mapped cache of size N is about equal to the miss rate of a 2-way set associative cache of size N/2
- · Disadvantages of higher associativity
 - Need to do large number of comparisons
 - Need n-to-1 multiplexor for n-way set associative
 - -Could increase hit time
 - Hit time for 2-way vs. 1-way external cache +10%, internal + 2%

105

:

Example: Avg. Memory Access Time vs. Associativity

 Example: assume CCT = 1.10 for 2-way, 1.12 for 4-way, 1.14 for 8-way vs. CCT=1 of direct mapped.

Cache S	ize Associat	ivity		
(KB)	1-way	2-way	4-way	8-way
1	7.65	6.60	6.22	5.44
2	5.90	4.90	4.62	4.09
4	4.60	3.95	3.57	3.19
8	3.30	3.00	2.87	2.59
16	2.45	2.20	2.12	2.04
32	2.00	1.80	1.77	1.79
64	1.70	1.60	1.57	1.59
128	1.50	1.45	1.42	1.44

(Red means memory access time not improved by higher associativity)

Does not take into account effect of slower clock on rest of program


106

...


3. Reducing Misses via Victim Cache

- Add a small fully associative victim cache to hold data discarded from the regular cache
- When data not found in cache, check victim cache
- 4-entry victim cache removed 20% to 95% of conflicts for a 4 KB direct mapped data cache
- Get access time of direct mapped with reduced miss rate

107




4. Reducing Misses via Pseudo-Associativity • How to combine fast hit time of direct mapped cache and the lower conflict misses of 2-way SA cache? • Divide cache: on a miss, check other half of cache to see if there, if so have a pseudo-hit (slow hit). • Usually check other half of cache by flipping the MSB of the index. Drawbacks • CPU pipeline is hard if hit takes 1 or 2 cycles • Slightly more complex design Hit Time Pseudo Hit Time Miss Penalty



5. Hardware Prefetching

- Instruction Prefetching
 - Alpha 21064 fetches 2 blocks on a miss
 - Extra block placed in stream buffer
 - On miss check stream buffer
- Works with data blocks too:
 - 1 data stream buffer gets 25% misses from 4KB DM cache; 4 streams get 43%
 - For scientific programs: 8 streams got 50% to 70% of misses from 2 64KB, 4-way set associative caches
- Prefetching relies on having extra memory bandwidth that can be used without penalty

111



Pros and cons - Re-visit cache design choices

Larger cache block size

- Pros
 - Reduces miss rate
- Cons
 - Increases miss penalty

Important factors deciding cache performance: hit time, miss rate, miss penalty

13

Pros and cons - Re-visit cache design choices

Bigger cache

- Pros
 - Reduces miss rate
- Cons
 - May increases hit time
 - My increase cost and power consumption

Pros and cons - Re-visit cache design choices

Higher associativity

- Pros
 - Reduces miss rate
- Cons
 - Increases hit time

115

Pros and cons - Re-visit cache design choices

Multiple levels of caches

- Pros
 - Reduces miss penalty
- Cons
 - Increases cost and power consumption

116

6 116

Multilevel Cache Design Considerations


- Design considerations for L1 and L2 caches are very different
 - Primary cache should focus on minimizing hit time in support of a shorter clock cycle
 - Smaller cache with smaller block sizes
 - Secondary cache (s) should focus on reducing miss rate to reduce the penalty of long main memory access times
 - Larger cache with larger block sizes and/or higher associativity

117


Key Cache Design Parameters


	L1 typical	L2 typical
Total size (blocks)	250 to 2000	4000 to 250,000
Total size (KB)	16 to 64	500 to 8000
Block size (B)	32 to 64	32 to 128
Miss penalty (clocks)	10 to 25	100 to 1000
Miss rates (global for L2)	2% to 5%	0.1% to 2%

118




Reducing Miss Penalty





Memory Interleaving: An Example Given the following system parameters with single cache level L₁: Block size=1 word Memory bus width=1 word Miss rate =3% Miss penalty=27 cycles (1 cycle to send address 25 cycles access time/word, 1 cycle to send a word) Memory access/instruction = 1.2 Ideal CPI (ignoring cache misses) = 2 Miss rate (block size=2 words) = 2% Miss rate (block size=4 words) =1% The CPI of the base machine with 1-word blocks = $2+(1.2 \times 0.03 \times 27) = 2.97$ · Increasing the block size to two words gives the following CPI: — 32-bit bus and memory, no interleaving = 2 + (1.2 x .02 x 2 x 27) = 3.29 32-bit bus and memory, interleaved = 2 + (1.2 x .02 x (28)) = 2.67 Increasing the block size to four words: resulting CPI: 32-bit bus and memory, no interleaving = 2 + (1.2 x 0.01 x 4 x 27) = 3.29 32-bit bus and memory, interleaved = 2 + (1.2 x 0.01 x (30)) = 2.36 123



Cache Optimization

- Six basic cache optimizations:
 - Larger block size
 - · Reduces compulsory misses
 - Increases capacity and conflict misses, increases miss penalty
 Larger total cache capacity to reduce miss rate


 - Increases hit time, increases power consumption
 - Higher associativity
 Reduces conflict misses


 - Increases hit time, increases power consumption
 - Higher number of cache levels

 - Giving priority to read misses over writes Reduces miss penalty
 - Avoiding address translation in cache indexing
 - Reduces hit time

Ten Advanced Optimizations

- · Small and simple first level caches
 - Critical timing path:
 - · addressing tag memory, then
 - · comparing tags, then
 - · selecting correct set
 - Direct-mapped caches can overlap tag compare and transmission of data
 - Lower associativity reduces power because fewer cache lines are accessed





Way Prediction


- · To improve hit time, predict the way to pre-set mux
 - Mis-prediction gives longer hit time
 - Prediction accuracy
 - > 90% for two-way
 - > 80% for four-way
 - I-cache has better accuracy than D-cache
 - First used on MIPS R10000 in mid-90s
 - Used on ARM Cortex-A8
- · Extend to predict block as well
 - "Way selection"
 - Increases mis-prediction penalty

Pipelining Cache

- · Pipeline cache access to improve bandwidth
 - Examples:
 - Pentium: 1 cycle
 - Pentium Pro Pentium III: 2 cycles
 - Pentium 4 Core i7: 4 cycles
- · Increases branch mis-prediction penalty
- Makes it easier to increase associativity

Nonblocking Caches

- Allow hits before previous misses complete
 - "Hit under miss""Hit under multin
 - "Hit under multiple miss"
- L2 must support this
- In general, processors can hide L1 miss penalty but not L2 miss penalty



Multibanked Caches

- Organize cache as independent banks to support simultaneous access
 - ARM Cortex-A8 supports 1-4 banks for L2
 - Intel i7 supports 4 banks for L1 and 8 banks for L2
- · Interleave banks according to block address



Figure 2.6 Four-way interleaved cache banks using block addressing. Assuming 64 bytes per blocks, each of these addresses would be multiplied by 64 to get byte addressing.

Critical Word First, Early Restart

- · Critical word first
 - Request missed word from memory first
 - Send it to the processor as soon as it arrives
- · Early restart
 - Request words in normal order
 - Send missed work to the processor as soon as it arrives
- Effectiveness of these strategies depends on block size and likelihood of another access to the portion of the block that has not yet been fetched

Merging Write Buffer

- When storing to a block that is already pending in the write buffer, update write buffer
- · Reduces stalls due to full write buffer
- Do not apply to I/O addresses



No write buffering


Write buffering

Compiler Optimizations

- · Loop Interchange
 - Swap nested loops to access memory in sequential order
- · Blocking
 - Instead of accessing entire rows or columns, subdivide matrices into blocks
 - Requires more memory accesses but improves locality of accesses

Hardware Prefetching

Fetch two blocks on miss (include next sequential block)



Pentium 4 Pre-fetching

Compiler Prefetching

- · Insert prefetch instructions before data is needed
- · Non-faulting: prefetch doesn't cause exceptions
- · Register prefetch
 - Loads data into register
- Cache prefetch
 - Loads data into cache
- Combine with loop unrolling and software pipelining

Summary

Technique	Hit time	Band- width	Miss penalty	Miss rate	Power consumption	Hardware costs complexity	Comment	
Small and simple caches	+			-	+	0	Trivial; widely used	
Way-predicting caches	+				+	1	Used in Pentium 4	
Pipelined cache access	-	+				1	Widely used	
Nonblocking caches		+	+			3	Widely used	
Banked caches		+			+	1	Used in L2 of both i7 and Cortex-A8	
Critical word first and early restart			+			2	Widely used	
Merging write buffer			+			1	Widely used with write through	
Compiler techniques to reduce cache misses				+		0	Software is a challenge, but many compilers hundle common linear algebra calculations	
Hardware prefetching of instructions and data			+	+	-		Most provide prefetch instructions; modern high- end processors also automatically prefetch in hardware.	
Compiler-controlled prefetching			+	+		3	Needs nonblocking cache; possible instruction overhea in many CPUs	

Figure 2.11 Summary of 10 advanced cache optimizations showing impact on cache performance, power con samption, and complexity. Although generally a technique helps only one factor, perfectibility can reduce misses in done sufficiently early? Four, It can exclude miss penalty. He means that the technique improves the factor, —means in harts that factor, and blank means it has no impact. The complexity measure is subjective, with 0 being the easiest and 3 being a challenge.