
COMP4611: Design and Analysis of Computer Architectures


Basic Pipelining


Lin Gu
CSE, HKUST





# Introduction to Pipelining • Pipelining: An implementation technique that overlaps the execution of multiple instructions. It is a key technique in achieving high-performance • Laundry Example • Ann, Brian, Cathy, Dave each has one load of clothes to wash, dry, and fold Washing takes 30 minutes Drying takes 40 minutes "Folding" takes 20 minutes

































# Computer (Processor) Pipelining It is one KEV method of achieving High-Performance in modern microprocessors A major advantage of pipelining over "parallel processing" is that it is not visible to the programmer An instruction execution pipeline involves a number of steps, where each step completes a part of an instruction. - Each step is called a pipe stage or a pipe segment.



### Computer Pipelining

- The stages or steps are connected one to the next to form a pipe -- instructions enter at one end and progress through the stage and exit at the other end.
- Throughput of an instruction pipeline is determined by how often an instruction exits the pipeline.
- An instruction moves one step down the pipeline after every time interval C, where C equals to the cycle time or machine cycle (1/Clock Rate) and is determined by the stage with the longest processing delay (slowest pipeline stage).

3

### Pipelining: Design Goals

- An important pipeline design consideration is to balance the length of each pipeline stage.
- If all stages are perfectly balanced, then the time per instruction on a pipelined machine (assuming ideal conditions with no stalls):

Time per instruction on unpipelined machine

Number of pipe stages

19

### Pipelining: Design Goals

- Under these ideal conditions:
  - Speedup from pipelining equals the number of pipeline stages: n
  - One instruction is completed every cycle, CPI = 1.
  - This is an asymptote of course, but +10% is commonly achieved
  - Difference is due to difficulty in achieving balanced stage design
- · Two ways to view the performance mechanism
  - Reduced CPI (i.e. non-piped to piped change)
    - · Close to 1 instruction/cycle if you're lucky
  - Reduced cycle-time (i.e. increasing pipeline depth)
    - · Work split into more stages
    - · Simpler stages result in faster clock cycles

20

## Implementation of MIPS

- We use the MIPS processor as an example to demonstrate the concepts of computer pipelining.
- MIPS ISA design reflects careful measurements and informed architectural decisions.
- The design of its pipeline needs to answer the following questions


How are instructions executed?


How to pipeline them?


21


# How to Execute an Instruction? "Vēnī, vīdī, vīcī" — "I came, I saw, I conquered" Do the work— "Execute, MemoryAccess, Writeback" Examine the instruction— "Decode" IF, ID, EX, MEM, WB


### A Basic Multi-Cycle Implementation of MIPS 1 Instruction fetch cycle (IF): IR ← Mem[PC] NPC $\leftarrow$ PC + 4 Note: IR (instruction register), NPC (next sequential program counter register) Opcode rs rt Immediate I - type instruction Opcode shamt func R - type instruction Opcode Offset added to PC J - Type instruction































# Pipelining - Key Idea • Question: What happens if we break execution into multiple cycles? • Answer: in the best case, we can start executing a new instruction on each clock cycle - this is pipelining • Pipelining stages: - IF - Instruction Fetch - ID - Instruction Decode - EX - Execute / Address Calculation - MEM - Memory Access (read / write) - WB - Write Back (results into register file)







## Pipeline Registers

- Need pipeline registers (latches) between stages to hold data for instructions
- Pipeline registers are named with 2 stages (the stages that the register is "between.")
- ANY information needed in a later pipeline stage MUST be passed via a pipeline register
  - Example:IF/ID register gets
    - instruction
    - PC+4
- No register is needed after WB. Results from the WB stage are already stored in the register file.

38







### **Pipelined Example - Executing Multiple Instructions**


• Consider the following instruction sequence:


```
lw $r0, 10($r1)
sw $sr3, 20($r4)
add $r5, $r6, $r7
sub $r8, $r9, $r10
```


Executing Multiple Instructions
Clock Cycle 1




















# Pipeline Performance

- How much does pipelining improve the performance? How to calculate throughput and latency of a pipelined processor?
- How to design the pipeline to increase speedup?

• ...

Throughput, latency, hazards

51

# Pipelining Performance Example

- Example: For an unpipelined CPU:
  - Clock cycle = 1ns, 4 cycles for ALU operations and branches and 5 cycles for memory operations with instruction frequencies of 40%, 20% and 40%, respectively.
  - If pipelining adds 0.2 ns to the machine clock cycle then the speedup in instruction execution from pipelining is:


Non-pipelined Average instruction execution time = Clock cycle x Average CPI = 1 ns x ((40% + 20%) x 4 + 40% x 5) = 1 ns x 4.4 = 4.4 ns

In the 5-stage pipelined implementation, the latency is 6ns, but the average instruction execution time is: 1 ns + 0.2 ns = 1.2 ns

Speedup from pipelining = <u>Instruction time unpipelined</u> Instruction time pipelined

= 4.4 ns / 1.2 ns = 3.7 times faster

Pipeline Throughput and Latency: A More realistic Examples



Consider the pipeline above with the indicated delays. We want to know what the *pipeline* throughput and the *pipeline* latency are.

Pipeline throughput: instructions completed per second.

Pipeline latency: how long does it take to execute a single instruction in the pipeline.

53

Pipeline Throughput and Latency



Pipeline latency: how long does it take to execute an instruction in the pipeline.

L = lat(IF) + lat(ID) + lat(EX) + lat(MEM) + lat(WB)= 5ns + 4ns + 5ns + 16ns + 4ns = 28ns

54

