COMP4611: Design and Analysis of Computer Architectures

Pipelining LLP, Dynamic Scheduling

Lin Gu CSE, HKUST

1

Loop-Level Parallelism (LLP) Analysis

 Loop-Level Parallelism (LLP) analysis focuses on whether data accesses in later iterations of a loop are data dependent on data values produced in earlier iterations.

```
e.g. in for (i=1; i<=1000; i++)
x[i] = x[i] + s;
```

The computation in each iteration is independent of the previous iterations and the loop is thus parallel. The use of x[i] twice is within a single iteration.

⇒Thus loop iterations are independent from each other

- Loop-carried Dependence: A data dependence between different loop iterations (data produced in earlier iteration used in a later one) – limits parallelism.
- Instruction level parallelism (ILP) analysis, on the other hand, is usually done when instructions are generated by the compiler.

2

LLP Analysis Example 1

· In the loop:

```
for (i=1; i<=100; i=i+1) {
    A[i+1] = A[i] + C[i]; /* S1 */
    B[i+1] = B[i] + A[i+1];} /* S2 */
}
```

(Where A, B, C are distinct non-overlapping arrays)

- S2 uses the value A[i+1], computed by S1 in the same iteration. This data dependence is within the same iteration (not a loop-carried dependence).
 - \Rightarrow does not prevent loop iteration from being parallelized.
- S1 uses a value computed by S1 in an earlier iteration, since iteration i computes A[i+1] read in iteration i+1 This is thus loop-carried dependence, and limits parallelism. The same applies for S2 for B[i] and B[i+1]

 \Rightarrow These two dependences are loop-carried spanning more than one iteration

B[101] = C[100] + D[100];

Considerable C

Dynamic Scheduling Through Hardware Schemes

Static vs. Dynamic Scheduling

- · Static Scheduling by compiler
 - Code scheduling for LD delay slots and branch delay slots
 - Avoiding data hazards
 - In-order instruction issue:
 - · If an instruction is stalled, no later instructions can proceed.
 - · Multiple copies of a unit may be idle inefficiency
 - Static scheduling cannot help
- · Dynamic Scheduling by Hardware
 - Allow Out-of-order execution, Out-of-order "completion"
 - Even though an instruction is stalled, later instructions, with no data dependencies with the instructions which are stalled and causing the stall, can proceed
 - Efficient utilization of functional unit with multiple units

Dynamic Pipeline Scheduling: The Concept

- Dynamic pipeline scheduling overcomes the limitations of inorder execution by allowing out-of-order instruction execution.
 - Works when dependencies are unknown at compile time
 - Simpler compiler
- Instructions are allowed to start executing out-of-order as soon as their operands are available.
- · Example:

In the case of in-order execution SUBD must wait for DIVD to complete which stalled ADD before starting execution In out-of-order execution SUBD can start as soon as the values of its operands F8, F14 are available. DIVD F0, F2, F4 ADDD F10, F0, F8 SUBD F12, F8, F14

This implies allowing out-of-order instruction "completion'.

.

Dynamic Pipeline Scheduling

Dynamic instruction scheduling can be accomplished by:

- Dividing the Instruction Decode ID stage into two stages:
 - Issue: Decode instructions, check for structural hazards.
 - Read operands: Wait until data hazard conditions, if any, are resolved, then read operands when available.

(All instructions pass through the issue stage in order but can be stalled or pass each other in the read operands stage).

- In the instruction fetch stage IF, fetch an additional instruction every cycle into a latch or several instructions into an instruction queue.
- Increase the number of functional units to meet the demands of the additional instructions in their EX stage.

Dynamic Pipeline Scheduling

- Two dynamic scheduling approaches exist:
 - Dynamic scheduling with a Scoreboard used first in CDC6600
 - The Tomasulo approach pioneered by the IBM 360/91
- Most of the modern microprocessors use similar techniques

- 1

Dynamic Scheduling With A Scoreboard

- The scoreboard is a hardware mechanism that maintains an execution rate of one instruction per cycle by executing an instruction as soon as its operands are available and no hazard conditions prevent it.
- It replaces ID, EX, WB with four stages: ID1, ID2, EX, WB
- Every instruction goes through the scoreboard where a record of data dependencies is constructed (corresponds to instruction issue).
- A system with a scoreboard is assumed to have several functional units with their status information reported to the scoreboard.

Dynamic Scheduling With A Scoreboard

- If the scoreboard determines that an instruction cannot execute immediately it executes another instruction and keeps monitoring hardware units' status and decide when the blocked instruction can proceed to execute
- The scoreboard also decides when an instruction can write its results to registers
- Hazard detection and resolution is centralized in the scoreboard

Scoreboard Implications

• Out-of-order execution ==> WAR, WAW hazards?

DIVD F0, F2, F4
ADDD F10, F0, F8
SUBD F8, F8, F14


- If the pipeline executes SUBD before ADDD, it will yield incorrect execution
- A WAW hazard would occur. We must detect the hazard and stall until other completes.


DIVD F0, F2, F4

ADDD **F10**, F0, F8

SUBD **F10**, F8, F14

13





Instruction Execution Stages with A Scoreboard


- 1 ISSUE (ID1): If a functional unit for the instruction is available, the scoreboard issues the instruction to the functional unit and updates its internal data structure; structural and WAW hazards are resolved here. (this replaces part of ID stage in the conventional MIPS pipeline).
- 2 Read operands (ID2): The scoreboard monitors the availability of the source operands. A source operand is available when no earlier active instruction writes it. When all source operands are available the scoreboard tells the functional unit to read all operands from the registers (no forwarding supported) and start execution (RAW hazards resolved here dynamically). This completes ID.
- 3 Execution (EX): The functional unit starts execution upon receiving operands. When the results are ready it notifies the scoreboard (replaces EX, MEM in MIPS).
- 4 Write result (WB): Once the scoreboard senses that a functional unit completed execution, it checks for WAR hazards and stalls the completing instruction if needed otherwise the write-back is completed.


1


Three Parts of the Scoreboard


- 1 Instruction status: Which of 4 steps the instruction is in.
- 2 Functional unit status: Indicates the state of the functional unit (FU). Nine fields for each functional unit:
 - Busy
 Indicates whether the unit is busy or not
 - Op
 Operation to perform in the unit (e.g., ADD.D or SUB.D)
 - Fi Destination register
 - Fj, Fk Source-register numbers
 - Qj, Qk
 Functional units producing source registers Fj, Fk
 Rj, Rk
 Flags indicating when Fj, Fk are ready
 - (set to Yes after operand is available to read
- 3 Register result status: Indicates which functional unit will write to each register, if one exists. Blank when no pending instructions will write that register.


		A Score	board (Example	
e following	code is	run on the MIF	S with a s	coreboard give	en earlie
	Function	Functional Unit (FU)		EX Latency	
	Intege	r	1	0	
		Floating Point Multiply Floating Point Add Floating point Divide		10	
				2 40	
L.D L.D		F6, 34(R2) F2, 45(R3)		All functional un	nits are no
MUL.D SUB.D DIV.D		F0, F2, F4 F8, F6, F2 F10, F0, F6			
ADD.D		F6, F8, F2			































































The Tomasulo's Algorithm

- From IBM 360/91
- · Goal: High Performance using a limited number of registers without a special compiler
 - 4 double-precision FP registers on 360
 - Uses register renaming
- Why Study a 1966 Computer?
 - The descendants of this include: Alpha 21264, HP 8000, MIPS 10000, Pentium III, PowerPC 604, ...

Tomasulo Algorithm

- Control & buffers are distributed with Function Units
 - FU buffers called "reservation stations (RS)"
 - Contain information about instructions, including operands
 - More reservation stations than registers, so can do optimizations compilers can't
- Registers in instructions replaced by values or pointers to reservation stations
 - form of register renaming
 - avoids WAR, WAW hazards
- Results to FU from RS, not through registers (equivalent of forwarding). A Common Data Bus (CDB)_broadcasts results to all FUs (their RSes)
- · Loads and Stores treated as FUs with RSes as well



Tomasulo Organization

Reservation Station Components

- Busy: Indicates reservation station or FU is busy
- Op: Operation to perform in the unit (e.g., + or -)
- · Vj, Vk: Value of Source operands
- Qj, Qk: Reservation stations producing source registers (value to be written)
 - Note: Qj,Qk=0 => ready
- · A: effective address

44

Tomasulo Organization

- · Register result status Qi
 - Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register
- Common data bus
 - Normal data bus: data + destination ("go to" bus)
 - CDB: data + source ("come from" bus)
 - 64 bits of data + 4 bits of Functional Unit source address
 - Write if matches expected Functional Unit (produces result)
 - Does the broadcast

45

Three Stages of Tomasulo Algorithm

- 1. Issue—get instruction from FP Op Queue
 - If reservation station free (no structural hazard), control issues the instruction & sends operands (renames registers).
- 2. Execute—operate on operands (EX)
 - When both operands ready then execute;
 if not ready, watch Common Data Bus for result
- 3. Write result—finish execution (WB)
 - Write on Common Data Bus to all awaiting units; mark reservation station available

Tomasulo Loop Example

Loop: LD F0, 0(R1)


MULTD F4, F0, F2


SD F4, 0(R1)


SUBI R1, R1, #8


BNEZ R1, Loop


- This time assume multiply takes 4 clock cycles in the execution stage
- Assume 1st load takes 8 clock cycles (L1 cache miss) in the execution stage, 2nd load takes 1 extra cycle (hit)
- Assume store takes 3 cycles in the execution stage
- To be clear, will show clocks for SUBI, BNEZ
- · Show about 2 iterations






























































Why can Tomasulo overlap iterations of loops?

- · Register renaming
 - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- · Reservation stations
 - Buffer old values of registers avoiding the WAR stall that we saw in the scoreboard.
- Other perspective: Tomasulo builds data flow dependency graph on the fly.

70


Tomasulo's scheme offers 2 major advantages


(1)the distribution of the hazard detection logic


- Distributed reservation stations and the CDB
- If multiple instructions waiting on single result, the instructions can be released simultaneously by broadcast on CDB
- If a centralized register file were used, the units would have to read their results from the registers when register buses are available.
- (2) the elimination of stalls for WAW and WAR hazards


Recall from Pipelining

- Pipeline CPI = Ideal pipeline CPI + Structural Stalls + Data Hazard Stalls + Control Stalls
 - <u>Ideal pipeline CPI</u>: measure of the maximum performance attainable by the implementation
 - <u>Structural hazards</u>: HW cannot support this combination of instructions
 - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline
 - <u>Control hazards</u>: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps)













Techniques to Reduce Stalls and Increase ILP • Hardware Schemes to reduce stalls □ The Tomasulo's Algorithm ✓ Similar to scoreboarding but more advanced (e.g., register renaming) □ Control Hazards ✓ Dynamic branch prediction (using buffer lookup schemes)









```
Techniques to Reduce Stalls and Increase ILP

• Software Schemes to Reduce:

□ Control Hazards

✓ Increase loop-level parallelism

• for (i=1; k=100; i=i+1) {

A|| = A|| + B|||; /* 51 */

B|| = 2(|| + O||); /* 52 */
}

- Can be made parallel by replacing the code with the following:

A|| = A|| + B||1;

for (i=1; k=99; i=i+2) {

B||+1| = (|| + O||);

A|+2| = A||+1| + B||+1|;

B||10| = C||100| + D||100|;
```