## COMP4611: Design and Analysis of Computer Architectures

# Pipelining Synamic Scheduling

Lin Gu CSE, HKUST

### Static vs. Dynamic Scheduling

#### Static Scheduling by compiler

- Code scheduling for LD delay slots and branch delay slots
- Avoiding data hazards
- In-order instruction issue:
  - If an instruction is stalled, no later instructions can proceed.
  - Multiple copies of a unit may be idle inefficiency
  - Static scheduling cannot help

#### Dynamic Scheduling by Hardware

- Allow Out-of-order execution, Out-of-order "completion"
- Even though an instruction is stalled, later instructions, with no data dependencies with the instructions which are stalled and causing the stall, can proceed
- Efficient utilization of functional unit with multiple units

#### Dynamic Pipeline Scheduling: The Concept

- Dynamic pipeline scheduling overcomes the limitations of inorder execution by allowing out-of-order instruction execution.
  - Works when dependencies are unknown at compile time
  - Simpler compiler
- Instructions are allowed to start executing out-of-order as soon as their operands are available.
- Example:

In the case of in-order execution SUBD must wait for DIVD to complete which stalled ADDD before starting execution In out-of-order execution SUBD can start as soon as the values of its operands F8, F14 are available. DIVD F0, F2, F4
ADDD F10, F0, F8
SUBD F12, F8, F14

This implies allowing out-of-order instruction "completion'.

#### Dynamic Pipeline Scheduling

## Dynamic instruction scheduling can be accomplished by:

- Dividing the Instruction Decode ID stage into two stages:
  - Issue: Decode instructions, check for structural hazards.
  - Read operands: Wait until data hazard conditions, if any, are resolved, then read operands when available.
  - (All instructions pass through the issue stage in order but can be stalled or pass each other in the read operands stage).
- In the instruction fetch stage IF, fetch an additional instruction every cycle into a latch or several instructions into an instruction queue.
- Increase the number of functional units to meet the demands of the additional instructions in their EX stage.

#### Dynamic Pipeline Scheduling

- Two dynamic scheduling approaches exist:
  - Dynamic scheduling with scoreboarding used first in CDC6600
  - The Tomasulo approach pioneered by the IBM 360/91
- Most of the modern microprocessors use similar techniques

### Dynamic Scheduling With A Scoreboard

- The scoreboard is a hardware mechanism that maintains an execution rate of one instruction per cycle by executing an instruction as soon as its operands are available and no hazard conditions prevent it.
- It replaces ID, EX, WB with four stages: ID1, ID2, EX, WB
- Every instruction goes through the scoreboard where a record of data dependencies is constructed (corresponds to instruction issue).
- A system with a scoreboard is assumed to have several functional units with their status information reported to the scoreboard.

#### Dynamic Scheduling With A Scoreboard

- If the scoreboard determines that an instruction cannot execute immediately it executes another instruction and keeps monitoring hardware units' status and decide when the blocked instruction can proceed to execute
- The scoreboard also decides when an instruction can write its results to registers
- Hazard detection and resolution is centralized in the scoreboard

## Scoreboard Implications

Out-of-order execution ==> WAR, WAW hazards?

```
DIVD F0, F2, F4
ADDD F10, F0, F8
SUBD F8, F8, F14
```

- If the pipeline executes SUBD before ADDD, it will yield incorrect execution
- A WAW hazard would occur. We must detect the hazard and stall until other completes.

```
DIVD F0, F2, F4


ADDD F10, F0, F8

SUBD F10, F8, F14
```

## Scoreboard Specifics


- Several functional units
  - several floating-point units, integer units, and memory reference units
- Data dependencies

   (hazards) are detected
   when an instruction
   reaches the scoreboard
  - corresponding to instruction issue replacing part of the ID stage



#### Scoreboard determines

- when the instruction is ready for execution
- based on when its operands and functional unit become available
- When and where results are written



The basic structure of a MIPS processor with a scoreboard

#### Instruction Execution Steps with A Scoreboard

- 1 Issue (ID1): If a functional unit for the instruction is available, the scoreboard issues the instruction to the functional unit and updates its internal data structure; structural and WAW hazards are resolved here. (this replaces part of ID stage in the conventional MIPS pipeline).
- 2 Read operands (ID2): The scoreboard monitors the availability of the source operands. A source operand is available when no earlier active instruction writes it. When all source operands are available the scoreboard tells the functional unit to read all operands from the registers (no forwarding supported) and start execution (RAW hazards resolved here dynamically). This completes ID.
- 3 Execution (EX): The functional unit starts execution upon receiving operands. When the results are ready it notifies the scoreboard (replaces EX, MEM in MIPS).
- 4 Write result (WB): Once the scoreboard senses that a functional unit completed execution, it checks for WAR hazards and stalls the completing instruction if needed otherwise the write-back is completed.

#### Three Parts of the Scoreboard

- 1 Instruction status: Which of 4 steps the instruction is in.
- 2 Functional unit status: Indicates the state of the functional unit (FU). Nine fields for each functional unit:

```
    Busy Indicates whether the unit is busy or not
    Op Operation to perform in the unit (e.g., ADD.D or SUB.D)
    Fi Destination register
    Fj, Fk Source-register numbers
    Qj, Qk Functional units producing source registers Fj, Fk
    Rj, Rk Flags indicating when Fj, Fk are ready (set to Yes after operand is available to read)
```

3 Register result status: Indicates which functional unit will write to each register, if one exists. Blank when no pending instructions will write that register.

#### A Scoreboard Example


The following code is run on the MIPS with a scoreboard given earlier with:

Functional Unit (FU)	# of FUs	EX cycles	
Integer	1	1	
Floating Point Multiply	2	10	
Floating Point Add	1	2	
Floating point Divide	1	40	

All functional units are not pipelined

L.D	F6, 34(R2)
-----	------------

#### **Dependency Graph For Example Code**



FP Latency: Add = 2 cycles, Multiply = 10, Divide = 40

Instruction s	tatus			Read I	Execution	Write					
Instruction	j	k	Issue	operands	complete	Result					
L.D F6	34+	R2	1								
L.D F2	45+	R3									
MUL.DF0	F2	F4									
SUB.DF8	F6	F2									
DIV.D F10	F0	F6									
ADD.DF6	F8	F2									
Functional u	nit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e _	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	Yes	Load	F6		R2				Yes
	Mult	1	No								
	Mult2	2	No								
	Add		No								
	Divid	le	No								
Register res	ult sta	<u>itus</u>					)				
Clock			F0	F2	F4	F6	F8	F10	F12		F30
1		FU				nteger					
			1								

FP Latency: Add = 2 cycles, Multiply = 10, Divide = 40

Instruction s	tatus			Read	Execution	Write					
Instruction	j	k	Issue	operands	complete	Result					
L.D F6	34+	R2	1	2							
L.D F2	45+	R3									
MUL.DF0	F2	F4									
SUB.DF8	F6	F2									
DIV.D F10	F0	F6									
ADD.DF6	F8	F2									
Functional u	ınit sta	<u>tus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	er	Yes	Load	F6		R2				No
	Mult1		No								
	Mult2	2	No								
	Add		No								
	Divid	е	No								
Register res	ult sta	<u>tus</u>									
Clock			F0	<b>F</b> 2	F4	F6	F8	F10	F12		F30
2		FU			- Ir	nteger					

Issue second L.D? No, stall on structural hazard

Instruction s	tatus			Read	Execution	Write					
Instruction	j	k	Issue	operands	complete	Result					
L.D F6	34+	R2	1	2	3						
L.D F2	45+	R3									
MUL.DF0	F2	F4	[ 5 ]								
SUB.DF8	F6	F2									
DIV.D F10	F0	F6									
ADD.DF6	F8	F2									
Functional u	ınit sta	<u>tus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	er	Yes	Load	F6		R2				No
	Mult1		No								
	Mult2	2	No								
	Add		No								
	Divid	е	No								
Register res	ult sta	<u>tus</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
3		FU				Intege	er				

Issue MUL.D? In-order issue !!!

Instruction	n status	<u>S</u> _		Read	Execution	Write					
Instruction	n <i>j</i>	k	Issue	operands	complete	Result	_				
L.D F6	34+	- R2	1	2	3	4					
L.D F2	45+	- R3									
MUL.DF0	F2	F4									
SUB.DF8	F6	F2									
DIV.D F1	0 F0	F6									
ADD.DF6	F8	F2									
<u>Functional</u>	ıl unit s	<u>tatus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tir	ne Nai	me	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Inte	eger	Yes	Load	F6		R2				No
	Mul	t1	No								
	Mul	t2	No								
	Add	t	No								
	Div	ide	No								
Register ı	esult s	tatus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
4		FU				Integ	er				

Instruction s	tatus_			Read	Execution	Write						
Instruction	j	k	Issue	operands	complete	Result						
L.D F6	34+	R2	1	2	3	4						
L.D F2	45+	R3	5									
MUL.D F0	F2	F4										
SUB.D F8	F6	F2										
DIV.D F10	F0	F6										
ADD.D F6	F8	F2										
Functional u	ınit sta	<u>tus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?	
Time	Name	e	Busy	Оp	Fi	Fj	Fk	Qj	Qk	Rj	Rk	_
	Integ	er	Yes	Load	F2		R3				Yes	
	Mult1		No									
	Mult2	<u> </u>	No									
	Add		No									ı
	Divid	е	No									ı
Register res	ult sta	<u>tus</u>										
Clock			F0	F2	F4	F6	F8	F10	F12		F30	
5		FU	lı	nteger								ı

Instruction s	tatus_			Read	Execution	n Write					
Instruction	j	k	Issue	operands	complete	Result					
L.D F6	34+	R2	1	2	3	4					
L.D F2	45+	R3	5	6							
MUL.D F0	F2	F4	6								
SUB.D F8	F6	F2									
DIV.D F10	F0	F6									
ADD.D F6	F8	F2									
Functional u	ınit sta	<u>ıtus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	е	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	er	Yes	Load	F2		R3				No
	Mult1	1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	2	No								
	Add		No								
	Divid	е	No								
Register res	ult sta	<u>tus</u>									
Clock			F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
6		FU	Mult1	Integer							

Instruction s	tatus			Read	Execution	Write					
Instruction	j	k	Issue	operands	complete	Result					
L.D F6	34+	R2	1	2	3	4					
L.D F2	45+	R3	5	6	7						
MUL.D F0	F2	F4	6								
SUB.D F8	F6	F2	7								
DIV.D F10	F0	F6									
ADD.D F6	F8	F2									
Functional u	ınit sta	<u>tus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	er	Yes	Load	F2		R3				Yes
	Mult1		Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	2	No								
	Add		Yes	Sub	F8	F6	F2		Integer	Yes	No
	Divid	е	No								
Register res	ult sta	<u>tus</u>									
Clock			F0	<b>F</b> 2	F4	F6	F8	F10	F12		F30
7		FU	Mult1	Integer			Add				

• Read multiply operands?

## Scoreboard Example: Cycle 8a (issuance of DIV.D in cycle 8)

Instruction	<u>status</u>			Read	Execution	n Write					
Instruction	j	k	Issue	operands	complete	Resul	<u>t</u>				
L.D F6	34+	R2	1	2	3	4					
L.D F2	45+	R3	5	6	7						
MUL.D F0	F2	F4	6								
SUB.D F8	F6	F2	7								
DIV.D F10	F0	F6	8								
ADD.D F6	F8	F2									
<u>Functional</u>	unit sta	atus	-		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tim	e Nam	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	Yes	Load	F2		R3				Yes
	Mult	1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	2	No								
	Add		Yes	Sub	F8	F6	F2		Integer	Yes	No
	Divid	de	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register re	sult sta	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
8		FU	Mult1	Integer			Add	Divide			

## Scoreboard Example: Cycle 8b (completion of L.D in cycle 8)

Instruc	tion s	tatus_			Read	Execution	Write					
Instruc	tion	j	k	Issue	operands	complete	Result					
L.D	F6	34+	R2	1	2	3	4					
L.D	F2	45+	R3	5	6	7	8					
MUL.D	F0	F2	F4	6								
SUB.D	F8	F6	F2	7								
DIV.D	F10	F0	F6	8								
ADD.D	F6	F8	F2									
<u>Function</u>	<u>onal u</u>	<u>nit sta</u>	<u>tus</u>			dest	S1	S2	FU for j	FU for	k Fj?	Fk?
	Time	Nam	е	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	er	No								
		Mult1		Yes	Mult	F0	F2	F4			Yes	Yes
		Mult2	<u>)</u>	No								
		Add		Yes	Sub	F8	F6	F2			Yes	Yes
		Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Regist	<u>er res</u>	<u>ult sta</u>	<u>tus</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
8			FU	Mult1				Add	Divide			

FP Latency: Add = 2 cycles, Multiply = 10, Divide = 40

Instruction s	status_			Read	Execution	Write					
Instruction	j	k	Issue	operands	complete	Result					
L.D F6	34+	R2	1	2	3	4					
L.D F2	45+	R3	5	6	7	8					
MUL.D F0	F2	F4	6	9							
SUB.D F8	F6	F2	7	9							
DIV.D F10	F0	F6	8								
ADD.D F6	F8	F2	?								
Functional u	<u>ınit sta</u>	<u>itus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	е	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	er	No								
10	0 Mult1	l	Yes	Mult	F0	F2	F4			No	No
	Mult2	2	No								
2	Add		Yes	Sub	F8	F6	F2			No	No
	Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	<u>tus</u>									
Clock			<i>F</i> 0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
9		FU	Mult1				Add	Divide			

Read operands for MUL.D & SUB.D? Issue ADD.D?

Instruc	ction s	<u>tatus</u>			Read	Execution	Write					
Instruc	ction	j	k	Issue	operands	complete	Result					
L.D	F6	34+	R2	1	2	3	4					
L.D	F2	45+	R3	5	6	7	8					
MUL.D	F0	F2	F4	6	9							
SUB.D	F8	F6	F2	7	9	11						
DIV.D	F10	F0	F6	8								
ADD.D	F6	F8	F2									
<u>Functi</u>	<u>onal u</u>	nit sta	<u>tus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time Name			Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer											
	8	Mult	1	Yes	Mult	F0	F2	F4			No	No
		Mult2	2	No								
	0	Add		Yes	Sub	F8	F6	F2			No	No
		Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register result status												
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
11			FU	Mult1				Add	Divide			

Instruc	tion st	tatus_			Read	Execution	Write					
Instruc	tion	j	k	Issue	operands	complete	Result					
L.D	F6	34+	R2	1	2	3	4					
L.D	F2	45+	R3	5	6	7	8					
MUL.D	F0	F2	F4	6	9							
SUB.D	F8	F6	F2	7	9	11	12					
DIV.D	F10	F0	F6	8								
ADD.D	F6	F8	F2									
<u>Function</u>	<u>onal u</u>	nit sta	<u>tus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Name	е	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	er	No								
	7	Mult1		Yes	Mult	F0	F2	F4			No	No
		Mult2	<u>)</u>	No								
		Add		No								
		Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Regist	er res	ult sta	<u>tus</u>									
Cloc	k			F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
12			FU	Mult1					Divide			

• Read operands for DIV.D?

<u>Instruc</u>	ction s	tatus_			Read	Execution	Write					
Instruc	ction	j	k	Issue	operands	complete	Result					
L.D	F6	34+	R2	1	2	3	4					
L.D	F2	45+	R3	5	6	7	8					
MUL.D	F0	F2	F4	6	9							
SUB.D	F8	F6	F2	7	9	11	12					
DIV.D	F10	F0	F6	8								
ADD.D	F6	F8	F2	13								
Functional unit status						dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time Name Bu				Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	er	No								
	6	Mult1		Yes	Mult	F0	F2	F4			No	No
		Mult2	<u>)</u>	No								
		Add		Yes	Add	F6	F8	F2			Yes	Yes
		Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register result status												
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
13	3		FU	Mult1			Add		Divide			

Instruction	<u>status</u>			Read	Execution	Write					
Instruction	j	k	Issue	operands	complete	Result	_				
L.D F6	34+	R2	1	2	3	4					
L.D F2	45+	R3	5	6	7	8					
MUL.D F0	F2	F4	6	9							
SUB.D F8	F6	F2	7	9	11	12					
DIV.D F10	F0	F6	8								
ADD.D F6	F8	F2	13	14	16	?					
<b>Functional</b>	unit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tim	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
	2 Mult	1	Yes	Mult	F0	F2	F4			No	No
	Mult2	2	No								
	Add		Yes	Add	F6	F8	F2			No	No
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register re	sult sta	<u>ıtus</u>									
Clock			<i>F</i> 0	<b>F</b> 2	F4	F6	F8	F10	F12		F30
17		FU	Mult1			Add		Divide			


Write result of ADD.D? No, WAR hazard

Instru	ction s	<u>tatus</u>			Read	Execution	Write					
Instru	ction	j	k	Issue	operands	complete	Result	_				
L.D	F6	34+	R2	1	2	3	4					
L.D	F2	45+	R3	5	6	7	8					
MUL.D	F0	F2	F4	6	9	19	20					
SUB.D	F8	F6	F2	7	9	11	12					
DIV.D	F10	F0	F6	8								
ADD.D	F6	F8	F2	13	14	16						
<u>Functi</u>	<u>onal u</u>	nit sta	<u>tus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name				Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	er	No								
		Mult1		No								
		Mult2	2	No								
		Add		Yes	Add	F6	F8	F2			No	No
Divide			Yes	Div	F10	F0	F6			Yes	Yes	
Regist	ter res	<u>ult sta</u>	<u>tus</u>									
Clock			F0	<b>F</b> 2	F4	F6	F8	F10	F12		F30	
20							Add		Divide		-	

Instruction	on stat	tus_			Read	Execution	Write					
Instruction	on	j	k	Issue	operands	complete	Result	_				
L.D F	6 3	4+	R2	1	2	3	4					
L.D F	2 4	5+	R3	5	6	7	8					
MUL.D F	0 F	2	F4	6	9	19	20					
SUB.D F	8 F	6	F2	7	9	11	12					
DIV.D F	10 F	0	F6	8	21							
ADD.D F	6 F	8	F2	13	14	16						
<b>Function</b>	al unit	t stat	:US			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
T	Time Name				Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Ir	ntege	er	No								
	M	/lult1		No								
	M	/lult2		No								
	Add			Yes	Add	F6	F8	F2			No	No
Divide			Yes	Div	F10	F0	F6			No	No	
<u>Register</u>	result	t stat	<u>us</u>									
Clock	Clock FO		<i>F</i> 0	<i>F</i> 2	F4	F6	F8	F10	F12		F30	
21						Add		Divide				

	Read	Execution	Write					
Issue	operands	complete	Result					
1	2	3	4					
5	6	7	8					
6	9	19	20					
7	9	11	12					
8	21							
13	14	16	22					
		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
No								
No								
No								
40 Divide Yes				F6			No	No
F0	F2	F4	F6	F8	F10	F12		F30
22 FU					Divide			
	1 5 6 7 8 13 Susy No No No No Yes	Issue         operands           1         2           5         6           6         9           7         9           8         21           13         14   Busy Op No No No No No No No No No Yes Div	Issue         operands         complete           1         2         3           5         6         7           6         9         19           7         9         11           8         21         16           dest         dest           Busy         Op         Fi           No         No           No         No           No         Yes         Div         F10	Issue         operands         complete         Result           1         2         3         4           5         6         7         8           6         9         19         20           7         9         11         12           8         21         1         16         22           dest         S1           Busy         Op         Fi         Fj           No         No         No         No         No           No         Yes         Div         F10         F0	Issue         operands         complete         Result           1         2         3         4           5         6         7         8           6         9         19         20           7         9         11         12           8         21	Issue         operands         complete         Result           1         2         3         4           5         6         7         8           6         9         19         20           7         9         11         12           8         21         22           dest         S1         S2         FU for j           Busy         Op         Fi         Fj         Fk         Qj           No         No         No         No         No         No         No         Yes         Div         F10         F0         F6           FO         F2         F4         F6         F8         F10	Ssue operands   Complete   Result	Issue   operands   complete   Result


Instruc	tion s	tatus_			Read	Execution	Write					
Instruc	tion	j	k	Issue	operands	complete	Result					
L.D	F6	34+	R2	1	2	3	4					
L.D	F2	45+	R3	5	6	7	8					
MUL.D	F0	F2	F4	6	9	19	20					
SUB.D	F8	F6	F2	7	9	11_	12					
DIV.D	F10	F0	F6	8	21	61						
ADD.D	F6	F8	F2	13	14	16	22					
<u>Function</u>	onal u	nit sta	<u>tus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time Name Busy				Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	er	No								
		Mult1		No								
		Mult2	) -	No								
		Add		No								
	0	Divid	е	Yes	Div	F10	F0	F6			No	No
Regist	<u>er res</u>	ult sta	<u>tus</u>									
Clocl	K			F0	F2	F4	F6	F8	F10	F12		F30
61			FU						Divide			
				·								



#### Where have all the transistors gone?

 Superscalar (multiple instructions per clock cycle)

- 3 levels of cache
- Branch prediction (predict outcome of decisions)
- Out-of-order execution (executing instructions in different order than programmer wrote them)



Intel Pentium III (10M transistors)


# Pipelining The Tomasulo's Algorithm

#### The Tomasulo's Algorithm

- From IBM 360/91
- Goal: High Performance using a limited number of registers without a special compiler
  - 4 double-precision FP registers on 360
  - Uses register renaming
- Why Study a 1966 Computer?
  - The descendants of this include: Alpha 21264, HP 8000, MIPS 10000, Pentium III, PowerPC 604, ...

# Tomasulo Algorithm

- Control & buffers are distributed with Function Units (FU)
  - FU buffers called "reservation stations (RS)"
  - Contain information about instructions, including operands
  - More reservation stations than registers, so can do optimizations compilers can't
- Registers in instructions replaced by values or pointers to reservation stations
  - form of register renaming
  - avoids WAR, WAW hazards
- Results to FU from RS, not through registers (equivalent of forwarding). A Common Data Bus (CDB)\_broadcasts results to all FUs (their RSes)
- Loads and Stores treated as FUs with RSes as well



Common Data Bus (CDB)

#### **Reservation Station Components**

- Busy: Indicates reservation station or FU is busy
- Op: Operation to perform in the unit (e.g., + or –)
- Vj, Vk: Value of Source operands
- Qj, Qk: Reservation stations producing source registers (value to be written)
  - Note: Qj,Qk=0 => ready
- Addr: effective address

- Register result status— Qi
  - Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register

#### Common data bus

- Normal data bus: data + destination ("go to" bus)
- CDB: data + <u>source</u> ("<u>come from</u>" bus)
  - 64 bits of data + 4 bits of Functional Unit <u>source</u> address
  - Write if matches expected Functional Unit (produces result)
  - Does the broadcast

### Three Stages of Tomasulo Algorithm

- 1. Issue—get instruction from FP Op Queue
  - If reservation station free (no structural hazard), control issues the instruction & sends operands (read/renames registers).
- 2. Execute—operate on operands (EX)
  - When both operands ready then execute;
     if not ready, watch Common Data Bus for result
- 3. Write result—finish execution (WB)
  - Write on Common Data Bus to all awaiting units;
     mark reservation station available

# Tomasulo Loop Example

Loop: LD F0, 0(R1)

MULTD F4, F0, F2


SD F4, 0(R1)


SUBI R1, R1, #8

BNEZ R1, Loop

- This time assume multiply takes 4 clock cycles in the execution stage
- Assume 1st load takes 8 clock cycles (L1 cache miss) in the execution stage, 2nd load takes 1 extra cycle (hit)
- Assume store takes 3 cycles in the execution stage
- To be clear, will show clocks for SUBI, BNEZ
- Show about 2 iterations

# Loop Example using simplified presentation for load/store components





#### Exec Write Instruction status: Busy Addr ITER Instruction j kIssue CompResult Qk**R**1 Load1 LD F0 Yes 80 1 **MULTD** F4 F0 F2 2 Load2 No Load3 No Store 1 No Store2 No Store3 No Reservation Stations: SI*S*2 RS Time Name Busy $V_j$ VkQjQkCode: OpAdd1 No LD F0 R1 0 Add2 No **MULTD** F4 F<sub>0</sub> F2 Add3 No SD **R**1 F4 0 Mult1 Yes Multd R(F2) Load1 **SUBI** #8 **R**1 R1 **BNEZ** Mult2 No **R**1 Loop

#### Register result status

Clock	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12	•••	F30
2	80	Qi	Load1		Mult1						

tus:				Exec	Write				
ction	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Qk
F0	0	R1	1			Load1	Yes	80	
TD F4	F0	F2	2			Load2	No		
F4	0	R1	3			Load3	No		
						Store1	Yes	80	Mult1
						Storez	NO		
						Store3	No		
tations:			S1	<i>S</i> 2	RS				
e Busy	Op	Vj	Vk	Qj	Qk	Code:			
1 No						LD	F0	0	<b>R</b> 1
2 No						MULTD	F4	F0	F2
3 No						SD	F4	0	R1 🔷
1 Yes	Multd		R(F2)	Load1		<b>SUBI</b>	R1	<b>R</b> 1	#8
2 No						<b>BNEZ</b>	<b>R</b> 1	Loop	
t status									
	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
Qj	Load1		Mult1						
	tations:  e Busy  No No No Yes No t status	tations: $E = Busy Op$ No  No  Yes Multd  No $E = Busy Op$ $E$	raction	F0	F0	F0	raction $j$ $k$ $Issue\ CompResult$ $F0$ $0$ $R1$ $1$ $1$ $Isoue\ CompResult$ $F1$ $F2$ $1$ $2$ $2$ $2$ $2$ $2$ $2$ $2$ $2$ $2$ $2$	F0	Rection   j   k   Issue CompResult   Busy Addr     F0   0   R1   1   Load1   Yes   80   Load2   No   Load3   No   Store1   Yes   80   Store2   No   Store3   No   Store3

Instructi	on statu	<i>s</i> :	-			Exec	Write	-			
ITER	Instruct	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Qk
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
								Store 1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result si	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
4	80	Qi	Load1		Mult1						

Dispatching SUBI Instruction (not in FP queue)

Instructi	on statu	es:	-			Exec	Write	-			
ITER	Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Qk
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
								Store 1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reservat	tion Stat	tions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		<b>SUBI</b>	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						BNEZ	<b>R</b> 1	Loop	<b>~</b>
Register	result s	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30

• And, BNEZ instruction (not in FP queue)

Mult1

									_		
Instructi	ion statu	s:				Exec	Write				
ITER	Instruct	ion	$\dot{j}$	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Qk
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store 1	Yes	80	Mult1
								Store2	No		
								Store3	No		
Reserva	tion Stat	tions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1 •
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		<b>SUBI</b>	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result s	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	<i>F12</i>	• • •	F30
6	72	Oi	Load2		Mult1						

Notice that F0 never gets Load result from location 80.

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Qk
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	No		
								Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	FO	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		<i>F0</i>	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
7	72	Qi	Load2		Mult2						

- Register file completely detached from computation First and Second iteration completely overlapped without help from a compiler


Instructi	on statu	s:	_			Exec	Write	-				
ITER	Instructi	on	$\dot{J}$	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Qk	
1	LD	F0	0	R1	1			Load1	Yes	80		
1	MULTD	F4	F0	F2	2			Load2	Yes	72		
1	SD	F4	0	R1	3			Load3	No			
2	LD	F0	0	<b>R</b> 1	6			Store 1	Yes	80	Mult1	_
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2	1
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reserva	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1 🔷	
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8	
	Mult2	Yes	Multd		R(F2)	Load2		<b>BNEZ</b>	R1	Loop		
Register	result st	atus										
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	<i>F12</i>	•••	F30	
8	72	Qi	Load2		Mult2							

Instructi	Instruction status: Exec Wri											
ITER	Instruct	ion	j	k	Issue	Comp	Result		Busy	Addr	Qk	
1	LD	F0	0	<b>R</b> 1	1	9		Load1	Yes	80		
1	MULTD	F4	F0	F2	2			Load2	Yes	72		
1	SD	F4	0	<b>R</b> 1	3			Load3	No			
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1	
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2	
2	SD	F4	0	<b>R</b> 1	8			Store3	No			
Reserva	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS					
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	<b>R</b> 1	
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8	
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop		


#### Register result status

Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
9	72	Qi	Load2		Mult2						

- Load1 completing: who is waiting? Note: Dispatching SUBI



- Load2 completing: who is waiting? Note: Dispatching BNEZ



Common Data Bus (CDB)

Instructi	ion statu	s:				Exec	Write				
ITER	Instructi	ion	j	$\boldsymbol{k}$	Issue	Сотр	Result		Busy	Addr	Qk
1	LD	FO	0	R1	1	9	10	Load1	No		
1	MULTD	F4	FO	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	FO	O	<b>R</b> 1	6	10	11	Store 1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reserva	tion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1 *
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
4	Mult2	Yes	Multo	M[72]	R(F2)			BNEZ	R1	Loop	
Register	result si	tatus			_						
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
11	64	Qi	Load3		Mult2						

Next load in sequence

#### Instruction status:

Exec	Write
LACC	** 1 1 1 1 6

ITER	Instruction	on	j	$\boldsymbol{k}$	Issue	Result	
1	LD	F0	0	R1	1	9	10
1	MULTD	F4	F0	F2	2		
1	SD	F4	0	R1	3		
2	LD	F0	O	R1	6	10	11
2	MULTD	F4	FO	F2	7		
2	SD	F4	O	R1	8		

	Busy	Addr	Qk
Load1	No		
Load2	No		
Load3	Yes	64	
Store1	Yes	80	Mult1
Store2	Yes	72	Mult2
Store3	No		

#### Reservation Stations:

Time	Name	Busy	Ор	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
2	Mult1	Yes	Multd	<b>M</b> [80]	R(F2)		
3	Mult2	Ves	Multd	MI721	R(F2)		

Code:				
LD	F0	0	R1	
MULTD	F4	F0	F2	•
SD	F4	0	R1	
SUBI	<b>R</b> 1	R1	#8	
BNEZ	R1	Loop		

#### Register result status

Clock	R1	į	F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	• • •	F30
12	64	Qi	Load3		Mult2						

SI

*S*2

RS

Why not issue third multiply?

#### Instruction status:

Exec	Write

ITER Instruction			j	$\boldsymbol{k}$	Issue	Comp	Result
1	LD F0		0	R1	1	9	10
1	MULTD	F4	F0	F2	2		
1	SD	F4	0	R1	3		
2	LD	F0	O	<b>R</b> 1	6	10	11
2	MULTD	F4	FO	F2	7		
2	SD	F4	O	<b>R</b> 1	8		

	Busy	Addr	Qk
Load1	No		
Load2	No		
Load3	Yes	64	
Store1	Yes	80	Mult1
Store2	Yes	72	Mult2
Store3	No		

#### Reservation Stations:

Time	Name	Busy	Ор	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	Multd	M[80]	R(F2)		
2	Mult2	Ves	Multd	MI721	R(F2)		

Code:				
LD	F0	0	R1	
MULTD	F4	F0	F2	<b></b>
SD	F4	0	<b>R</b> 1	
SUBI	<b>R</b> 1	R1	#8	
BNEZ	<b>R</b> 1	Loop		

#### Register result status

Clock	R1	-	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
13	64	Qi	Load3		Mult2						

SI

*S*2

RS

Why not issue third store?

#### Exec Write Instruction status: ITER Instruction j kIssue CompResult Busy Addr QkLD F0 **R**1 10 Load1 No 1 **MULTD** F4 F0 F2 2 14 Load2 No 3 SD F4 **R**1 Load3 Yes 64 LD F<sub>0</sub> **R**1 6 10 11 Store 1 Yes 80 Mult1 2 **MULTD** F<sub>0</sub> F2 7 Store2 Yes 72 Mult2 F4 2 SD F4 R1 8 Store3 No Reservation Stations: SI*S*2 RS Time Name Busv ViVkOi Ok Code: OpR1

		<i>y y z z</i>			
	Add1	No	LD	F0	0
	Add2	No	MULTD	F4	F0
	Add3	No	SD	F4	0
0	Mult1	Yes Multd M[80] R(F2)	SUBI	R1	R1
1	Mult2	Yes Multd M[72] R(F2)	BNEZ	R1	Loop


F2 R1

#8

#### Register result status

Clock	R1	į	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
14	64	Qi	Load3		Mult2						

Mult1 completing. Who is waiting?



Mult2 completing. Who is waiting?


Mult2

**15** 

Qi

Load3

64



Mult1

**16** 

64

Qi

Load3

#### Instruction status:

Exec Write

ITER	Instruction	on	j	$\boldsymbol{k}$	Issue	Result	
1	LD	F0	0	R1	1	9	10
1	MULTD	F4	F0	F2	2	14	15
1	SD	F4	O	R1	3		
2	LD	FO	0	R1	6	10	11
2	MULTD	F4	F0	F2	7	15	16
2	SD	F4	0	R1	8		

	Busy	Addr	Qk
Load1	No		
Load2	No		
Load3	Yes	64	
Store 1	Yes	80	[80]*R2
Store2	Yes	72	[72]*R2
Store3	Yes	64	Mult1

#### Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	Multd		R(F2)	Load3	
	Mult2	No					

Code:				
LD	F0	0	R1	
MULTD	F4	F0	F2	
SD	F4	0	R1	<b>—</b>
SUBI	R1	R1	#8	
BNEZ	R1	Loop		

#### Register result status

Clock	R1	·	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
17	64	Qi	Load3		Mult1						

SI

*S*2

RS

#### Exec Write Instruction status: Busy Addr ITER Instruction j kIssue CompResult Qk**R**1 LD F0 0 9 10 Load1 No 1 **MULTD** F4 F0 F2 15 Load2 No 3 18 SD F4 R1 Load3 Yes 64 LD F<sub>0</sub> 0 **R**1 6 10 11 Store 1 Yes 80 [80]\*R2 2 7 15 **MULTD** F4 F0 F2 16 Store2 Yes 72 [72]\*R2 2 8 Mult1 SD F4 0 R1 Store3 Yes 64 Reservation Stations: SI*S*2 RS Time Name Busy $V_j$ VkQjQkCode: OpAdd1 No LD F0 R1 0 Add2 No **MULTD** F<sub>0</sub> F2 F4 Add3 No SD **R**1 F4 0 Mult1 Yes Multd R(F2) Load3 **SUBI** #8 **R**1 **R**1 Mult2 **BNEZ** No **R**1 Loop Register result status

Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
18	64	Qi	Load3		Mult1						

#### Instruction status:

Exec Write

ITER	ER Instruction		j	$\boldsymbol{k}$	Issue	Result	
1	LD	F0	0	R1	1	9	10
1	MULTD	F4	F0	F2	2	14	15
1	SD	F4	0	R1	3	18	19
2	LD	F0	O	<b>R</b> 1	6	10	11
2	MULTD	F4	FO	F2	7	15	16
2	SD	F4	O	<b>R</b> 1	8	19	

	Busy	Addr	Qk
Load1	No		
Load2	No		
Load3	Yes	64	
Store1	No		
Store2	Yes	72	[72]*R2
Store3	Yes	64	Mult1

#### Reservation Stations:

Time

Name	Busy	Op	Vj	Vk	Qj	Qk
Add1	No					
Add2	No					
Add3	No					
Mult1	Yes	Multd		R(F2)	Load3	
Mult2	No					

S1


*S*2

RS

Code:			
LD	F0	0	<b>R</b> 1
MULTD	F4	F0	F2
SD	F4	0	R1
SUBI	<b>R</b> 1	<b>R</b> 1	#8
BNEZ	R1	Loop	

#### Register result status

Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
19	56	Qi	Load3		Mult1						



 Once again: In-order issue, out-of-order execution and out-of-order completion.

Mult1

20

56

Qi

Load1

# Why can Tomasulo overlap iterations of loops?

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
  - Buffer old values of registers avoiding the WAR stall that we saw in the scoreboard.
- Other perspective: Tomasulo builds data flow dependency graph on the fly.

# Tomasulo's scheme: advantages

# (1) the distribution of the hazard detection logic

- Distributed reservation stations and the CDB
- If multiple instructions waiting on single result, the instructions can be released simultaneously by broadcast on CDB
- If a centralized register file were used, the units would have to read their results from the registers when register buses are available.

# (2) the elimination of stalls for WAW and WAR hazards