OTA with Capacitive Feedback

Step Response (Version 1)

Christian Enz

2025 - 07 - 13

Table of contents

1	Introduction	3
2	Small-signal Analysis2.1 Transfer Function2.2 Step response2.3 Settling Time2.4 Example	5
3	Large-signal Analysis3.1 Step Response3.2 Settling time3.3 Example	10 10 12
4	Conclusion	18
Re	eferences	19

1 Introduction




Figure 1.1: Schematic of an OTA with capacitive feedback.

The design of OTAs used in SC circuits requires a good estimation of the required settling time to make sure that the charge transfer is complete. In this notebook we start with a linear analysis of the amplifier for deriving the small-signal settling time. However, the OTA show a very nonlinear behavior, particularly when it is biased in weak inversion. As soon as its differential input voltage gets larger than a few U_T , the output current saturates and the output voltage is then slewing before recovering the linear settling. This slewing period obviously increases the settling time and can even become dominant for low-power OTA where the bias current of the input differential pair is very small. We therefore will conduct a nonlinear analysis to derive an expression of the settling time that includes this period of slewing [1].

2 Small-signal Analysis

2.1 Transfer Function




Figure 2.1: Small-signal schematic assuming a single-stage OTA.

The equivalent linear schematic of Figure 1.1 is shown in Figure 2.1 where we have assumed that the OTA is a single-stage OTA and can be replaced by a simple VCCS of value G_m with an output resistance R_{out} . From Figure 2.1, it is easy to show that the voltage transfer function is given by

$$A(s) \triangleq \frac{\Delta V_{out}}{\Delta V_{in}} = A_0 \cdot \frac{1 - s/\omega_z}{1 + s/\omega_p}$$
 (2.1)

where A_0 is the amplifier DC gain, ω_p the cut-off frequency and ω_z the zero given by

$$A_0 = A_{0,ideal} \cdot \frac{\beta A_{dc}}{1 + \beta A_{dc}}, \tag{2.2}$$

$$A_{0,ideal} = -\frac{C_S}{C_F},\tag{2.3}$$

$$\omega_p = \frac{1 + \beta A_{dc}}{R_{out} C_{out}},\tag{2.4}$$

$$\omega_z = \frac{G_m}{C_F}. (2.5)$$

 $A_{dc} = G_m \cdot R_{out}$ is the OTA DC voltage gain, βA_{dc} the DC loop gain, β the feedback gain and C_{out} the total capacitance seen at the output. If the loop-gain $\beta A_{dc} \gg 1$, the amplifier DC gain and cut-off frequency simplify to

$$A_0 \cong A_{0,ideal} = -\frac{C_S}{C_F},\tag{2.6}$$

$$\omega_p \cong \frac{\beta A_{dc}}{R_{out} C_{out}} = \frac{\beta G_m}{C_{out}}.$$
(2.7)

The feedback gain β can be calculated from the schematic shown in Figure 2.2 as

$$\beta \triangleq \frac{V}{V_{out}} = \frac{C_F}{C_F + C_S + C_{in}}.$$
 (2.8)

The amplifier bandwidth is given by $\omega_c = \omega_p \cong \beta \cdot G_m/C_{out}$ where the total capacitance seen at the output C_{out} can be expressed as

$$C_{out} = C_L + \frac{C_S + C_{in}}{C_F + C_S + C_{in}} \cdot C_F, \tag{2.9}$$




Figure 2.2: Equivalent circuit to evaluate the feedback gain β .

which can also be written in terms of the feedback factor β as

$$C_{out} = C_L + \beta \cdot (C_S + C_{in}) = C_L + (1 - \beta) \cdot C_F.$$
 (2.10)




Figure 2.3: Small-signal transfer function of the amplifier.

In order to achieve some DC gain, C_F is smaller than C_S and usually also smaller than C_L . This means that the right-hand side (RHS) zero is located higher than the unity gain frequency which is then simply given by $\omega_u \cong G_m/C_{out}$. For frequencies below ω_u , the magnitude of the transfer function is shown in Figure 2.3.

We now will derive the small-signal step response.

2.2 Step response

The small-signal step response for an input step voltage ΔV_{in} is obtained by taking the inverse Laplace transform of

$$V_{out}(s) = \frac{\Delta V_{in}}{s} \cdot A(s), \tag{2.11}$$

resulting in

$$V_{out}(t) = u(t) \cdot \Delta V_{in} \cdot A_0 \cdot \left[1 - \left(1 + \frac{\tau_z}{\tau_p} \right) \cdot e^{-\frac{t}{\tau_p}} \right]. \tag{2.12}$$

where $\tau_z \triangleq 1/\omega_z$ and $\tau_p \triangleq 1/\omega_p$ and u(t) is the unit step

$$u(t) = \begin{cases} 1 & \text{for } 0 < t \\ 0 & \text{elsewhere.} \end{cases}$$
 (2.13)

The τ_z/τ_p ratio is approximately given by

$$\frac{\tau_z}{\tau_p} \cong \beta \cdot \frac{C_F}{C_{out}}.\tag{2.14}$$

The steady-state value $V_{out}(t \to \infty)$ is given by

$$V_{out\infty} \triangleq V_{out}(t \to \infty) = \Delta V_{in} \cdot A_0 = A_{0,ideal} \cdot \frac{\beta A_{dc}}{1 + \beta A_{dc}} \cdot \Delta V_{in} = \frac{A_{0,ideal}}{1 + \frac{1}{\beta A_{dc}}} \cdot \Delta V_{in}, \qquad (2.15)$$

which for $\beta A_{dc} \gg 1$ simplifies to

$$V_{out\infty} \cong A_{0,ideal} \cdot (1 - \varepsilon_{qain}) \cdot \Delta V_{in} \cong A_{0,ideal} \cdot \Delta V_{in}, \tag{2.16}$$

where $\varepsilon_{gain} = 1/(\beta A_{dc}) \ll 1$ is the relative settling error due to the OTA finite DC gain.




Figure 2.4: Capacitive network at t = 0.

The positive zero introduces a step at t=0 that is opposite to the final value

$$V_{out}(t=0^{+}) = -V_{out\infty} \cdot \frac{\tau_z}{\tau_p} = -\Delta V_{in} \cdot A_0 \cdot \frac{\tau_z}{\tau_p} \cong -\Delta V_{in} \cdot A_{0,ideal} \cdot \beta \cdot \frac{C_F}{C_{out}}$$

$$= \Delta V_{in} \cdot \frac{C_S C_F}{(C_S + C_{in}) (C_F + C_L) + C_F C_L},$$
(2.17)

$$= \Delta V_{in} \cdot \frac{C_S C_F}{(C_S + C_{in}) (C_F + C_L) + C_F C_L}, \tag{2.18}$$

This comes from the fact that at time $t=0^+$, the OTA did not yet react and the voltage step ΔV_{in} imposed at the input is transmitted directly to the output through the capacitive network shown in Figure 2.4, resulting in

$$V_{out}(t=0^{+}) = \Delta V_{in} \cdot \frac{C_S}{C_S + C_{in} + \frac{C_F C_L}{C_F + C_L}} \cdot \frac{C_F}{C_F + C_L}$$
 (2.19)

$$= \Delta V_{in} \cdot \frac{C_S C_F}{(C_S + C_{in}) (C_F + C_L) + C_F C_L}$$
 (2.20)

which is identical to (2.18). The step response starts in the wrong direction and then settles to the steady-state value as illustrated in Figure 2.5.




Figure 2.5: Small-signal step response.

2.3 Settling Time

As shown in Figure 2.5, the small-signal settling time t_{set} is defined as the time required for the output voltage to approach the steady-state value with a precision equal to ε_{set}

$$V_{out}(t = t_{set}) = (1 - \varepsilon_{set}) \cdot V_{out}(t \to \infty)$$
(2.21)

which leads to

$$t_{set} = -\tau_p \cdot \ln\left(\frac{\varepsilon_{set}}{1 + \tau_z/\tau_p}\right) = -\tau_p \cdot \ln\left(\frac{\varepsilon_{set}}{1 + \beta C_F/C_{out}}\right) \cong -\tau_p \cdot \ln\left[\varepsilon_{set} \cdot \left(1 - \beta \cdot \frac{C_F}{C_{out}}\right)\right]. \quad (2.22)$$

2.4 Example




Figure 2.6: Non-overlaping phases for the SC amplifier shown in Figure 2.7 and Figure 2.8.




Figure 2.7: SC amplifier with offset cancellation during the reset or autozero phase (phase Φ_1).

The circuit shown in Figure 2.7 and Figure 2.8 is a SC amplifier with autozero offset cancelation. It uses the two non-overlapping phases shown in Figure 2.6. During phase Φ_1 , the sampling and feedback capacitances C_S and C_F are reset and sample the OTA offset voltage. During phase Φ_2 the input voltage is amplified with ideally a gain equal to $A_{0,ideal} = -C_S/C_F$. It is easy to show that the offset voltage is canceled.

We want to design this SC amplifer for an ideal unity gain $A_{0,ideal} = -1$ and operating with a clock frequency $f_{ck} = 1 \ MHz$. We want the signal to settle within a half clock period for an input step voltage $\Delta V_{in} = -10 \ mV$ with a precision $\varepsilon_{set} = 1\text{e-}03$. The settling time is therefore $t_{set} = 500 \ ns$. Assuming the feedback, load and input capacitances are given by $C_F = 1.0 \ pF$, $C_L = 0.1 \ pF$ and $C_{in} = 10 \ fF$, we need to find the required transconductance of the OTA. The specifications are summarized in Table 2.1 and the calculated parameters are given in Table 2.2.




Figure 2.8: SC amplifier with offset cancellation during the amplification phase (phase Φ_2).

Table 2.1: Specifications for the small-signal step response.

Parameter	Symbol	Value	Unit
Clock frequency	f_{ck}	1	MHz
Clock period	T_s	1	μs
Settling time	t_{set}	500	ns
Settling error	ε_{set}	0.001	-
Ideal DC gain	$A_{0,ideal}$	-1	-
OTA DC gain	A_{dc}	1000	-
Feedback capacitance	C_F	1	pF
Load capacitance	C_L	0.1	pF
Input capacitance	C_{in}	10	fF
Input step	ΔV_{in}	-10	mV

Table 2.2: Calculated parameters for the small-signal step response.

Parameter	Symbol	Value	Unit
Source capacitance	C_S	1	\overline{pF}
Feedback gain	β	0.498	-
Effective DC gain	A_0	-0.998	-
Total output capacitance	C_{out}	0.602	pF
Time constant	$ au_p$	68.832	ns
Time constant	$ au_z$	56.839	ns
Pole	f_p	2.312	MHz
Zero	f_z	2.8	MHz
Initial output voltage	$V_{out}(t=0^+)$	-8.241	mV
Final output voltage	$V_{out}(t \to \infty)$	9.98	mV
Gain-bandwidth product	f_u	4.648	MHz
OTA Transconductance	G_m	17.594	$\mu A/V$
OTA output resistance	R_{out}	56.839	$M\Omega$

This example can be simulated using ngspice with the model of the OTA given in Section 3.3. For small-signal operation (i.e. for a differential input voltage $V_{id} \ll 2nU_T$), this nonlinear model reduces to

a linear OTA with a transconductance equal to G_m . The simulation results are presented in Figure 2.9 and compared to the theoretical estimation. We see a perfect agreement between the theoretical model and the simulation.




Figure 2.9: Step response of the OTA operating as a voltage inverter for a small input step.

In the next section we will derive the large-signal step response accounting for the OTA nonlinear behavior coming from the input differential pair.

3 Large-signal Analysis

Note

This section has been largely inspired from the work of F. Krummenacher in [1].

In the capacitively coupled amplifier shown in Figure 1.1, at $t=0^+$ the virtual ground may see a voltage that is large enough for the input differential pair to saturate. In this situation and assuming a single-stage OTA, the current delivered by the OTA is limited by the differential pair bias current $2I_b$ and the output voltage is slewing linearly until the OTA input voltage comes back to the linear region. This phenomenon is described by the slew-rate SR, which is defined as the maximum change rate of the output voltage

$$SR = \frac{dV_{out}}{dt} = \frac{2I_b}{C_{out}}. (3.1)$$

This slewing might significantly increase the settling time compared to the value obtained from the linear analysis and given in (2.22). In the following section we will make a large-signal analysis and derive an expression of the settling time that includes the effect of slewing.

3.1 Step Response




Figure 3.1: Schematic for large-signal analysis.

To perform a large-signal analysis we can reuse the schematic of Figure 1.1 where the linear transconductor is replaced by a nonlinear transconductor as shown in Figure 3.1. If we assume that the OTA is a single-stage OTA like the simple 5T OTA and that the differential pair is biased in weak inversion then

$$I_{out} = 2I_b \cdot \tanh\left(\frac{V_{id}}{2n U_T}\right),\tag{3.2}$$

where $V_{id} \triangleq V_{in+} - V_{in-}$ is the differential input voltage, n the slope factor of the differential pair transistors and $U_T \triangleq kT/q$ the thermodynamic voltage. This differential voltage depends on the the input and output voltages according to

$$V_{id} = -V = -\xi \cdot V_{in} - \beta \cdot V_{out}, \tag{3.3}$$

with

$$\xi = \frac{C_S}{C_S + C_F + C_{in}},\tag{3.4}$$

$$\beta = \frac{C_F}{C_S + C_F + C_{in}}. (3.5)$$

We can then write the following differential equation at the output node accounting for the total load capacitcance C_{out}

$$\frac{dV_{out}}{dt} = \frac{I_{out}}{C_{out}} = \frac{2I_b}{C_{out}} \cdot \tanh\left(\frac{V_{id}}{2n U_T}\right) = SR \cdot \tanh\left(\frac{V_{id}}{2n U_T}\right),\tag{3.6}$$

where SR is the slew rate

$$SR = \frac{2I_b}{C_{out}}. (3.7)$$

The output voltage can be extracted from (3.3) as

$$V_{out}(t) = -\frac{\xi \cdot V_{in} + V_{id}}{\beta} \tag{3.8}$$

Let's define $x \triangleq V_{id}/(2nU_T)$. Equation (3.8) then becomes

$$V_{out}(t) = -\frac{\xi \cdot V_{in} + 2nU_T x}{\beta} \tag{3.9}$$

Differentiating with respect to time leads to

$$\frac{dV_{out}}{dt} = -\frac{1}{\beta} \cdot \left(\xi \frac{dV_{in}}{dt} + 2nU_T \frac{dx}{dt} \right) \tag{3.10}$$

Since we want to derive the step response $V_{in}(t) = \Delta V_{in} = cte$ and (3.10) reduces to

$$\frac{dV_{out}}{dt} = -\frac{2nU_T}{\beta} \cdot \frac{dx}{dt}. (3.11)$$

Replacing dV_{out}/dt in (3.6) by (3.11) results in

$$-\frac{2nU_T}{\beta} \cdot \frac{dx}{dt} = SR \cdot \tanh(x), \tag{3.12}$$

which can be rewritten as

$$-\frac{\beta SR}{2nU_T} \cdot dt = \coth(x) \cdot dx. \tag{3.13}$$

Differential equation (3.13) can easily be integrated leading to

$$\Lambda \cdot e^{-\frac{\beta SR}{2nU_T}t} = \sinh(x). \tag{3.14}$$

The constant Λ depends on the initial condition on x at $t=0^+$ for which $V_{out}(t=0^+)=V_{out0}$ and

$$\Lambda = \sinh\left(-\frac{\xi \cdot \Delta V_{in} + \beta \cdot V_{out0}}{2nU_T}\right) \tag{3.15}$$

In steady state, assuming that the OTA has a large dc gain, we can assume that $V_{id} \cong 0$ and hence x = 0. The steady state value of the output voltage is then given by

$$V_{out}(t \to \infty) = V_{out\infty} \cong -\frac{\xi}{\beta} \cdot \Delta V_{in}$$
 (3.16)

hence $-\xi \cdot \Delta V_{in} = \beta \cdot V_{out\infty}$ and Λ writes

$$\Lambda = \sinh\left(\beta \, \frac{V_{out\infty} - V_{out0}}{2nU_T}\right). \tag{3.17}$$

Recalling that in weak inversion the transconductance is given by

$$G_m = \frac{I_b}{nU_T} \tag{3.18}$$

we can write

$$\frac{SR}{2nU_T} = \frac{2I_b/C_{out}}{2nU_T} = \frac{G_m}{C_{out}} = \omega_u = \frac{1}{T_u}$$

$$(3.19)$$

which is the unity-gain frequency.

Finally, replacing (3.14), (3.16), (3.17) and (3.19) in (3.9) results in the normalized large-signal step function

$$v_{out}(t) \triangleq \frac{V_{out}(t)}{V_{out\infty}} = 1 - \frac{2nU_T}{\beta V_{out\infty}} \cdot \ln\left(y(t) + \sqrt{y^2(t) + 1}\right),\tag{3.20}$$

where

$$y(t) = \sinh\left(\beta \frac{\Delta V_{out}}{2nU_T}\right) \cdot e^{-\beta \frac{t}{T_u}} = \sinh\left(\beta \frac{\Delta V_{out}}{2nU_T}\right) \cdot e^{-\frac{t}{\tau_p}},\tag{3.21}$$

where $\Delta V_{out} = V_{out\infty} - V_{out0}$ is the step at the output after the output voltage has settled.

In the case the initial output voltage is zero $V_{out0} = 0$, then we can rewrite (3.20) as

$$v_{out}(t) \triangleq \frac{V_{out}(t)}{V_{out\infty}} = 1 - \frac{1}{B} \cdot \ln\left(y(t) + \sqrt{y(t)^2 + 1}\right)$$
(3.22)

where

$$y(t) = \sinh(B) \cdot e^{-\beta \frac{t}{T_u}} = \sinh(B) \cdot e^{-\frac{t}{\tau_p}}$$
(3.23)

with parameter B defined as

$$B \triangleq \beta \cdot \frac{V_{out\infty}}{2nU_T} = (1 - \beta) \cdot \frac{\Delta V_{in}}{2nU_T}$$
(3.24)

which is proportional to the steady-state output voltage $V_{out\infty}$ and to the input step amplitude ΔV_{in} .

The normalized output voltage is plotted in Figure 3.2 versus the normalized time t/τ_p for various values of the parameter B ranging from 0.001 (linear settling) to 10 (strongly nonlinear settling with slewing period dominating), assuming that $V_{out0}=0$ and hence that $\Delta V_{out}=V_{out\infty}$. The dot on each curve shows the point at which the slewing stops and the differential pair leaves saturation and goes back into the linear settling. Figure 3.2 clearly illustrates that the slewing time can be much larger than the linear settling time and needs therefore to be accounted for when specifying the differential pair bias current I_b .




Figure 3.2: Step response according to (3.22) including the effect of slew-rate assuming that $V_{out0} = 0$ and hence $\Delta V_{out} = V_{out\infty}$.

3.2 Settling time

The corresponding settling time including the slewing period is then given by

$$t_{set} = \tau_p \cdot \ln \left[\frac{\sinh \left(\beta \cdot \frac{\Delta V_{out}}{2nU_T} \right)}{\sinh (B \cdot \varepsilon_{set})} \right]. \tag{3.25}$$

In case $V_{out0} = 0$ then $\Delta V_{out} = V_{out\infty}$ resulting in

$$\beta \cdot \frac{\Delta V_{out}}{2nU_T} = \beta \cdot \frac{V_{out\infty}}{2nU_T} = B \tag{3.26}$$

and hence (3.25) becomes

$$t_{set} \cong \tau_p \cdot \ln \left[\frac{\sinh(B)}{\sinh(B \cdot \varepsilon_{set})} \right].$$
 (3.27)

The settling time given by (3.27) is plotted in Figure 3.3 versus parameter B for various values of the targeted precision ε_{set} . Note that for $\beta \cdot \Delta V_{out}/(2nU_T) \ll 1$, we find the small-signal settling time

$$t_{set} \cong -\tau_p \cdot \ln(\varepsilon_{set}). \tag{3.28}$$

For $\beta \cdot \Delta V_{out} > 10 nU_T$, the settling time increases about linearly with $\beta \cdot \Delta V_{out}/(2nU_T)$ according to

$$\frac{t_{set}}{\tau_p} \cong 0.918 \cdot B - \ln\left(\frac{\varepsilon_{set}}{0.1}\right). \tag{3.29}$$

The above approximation is shown by the dashed lines in Figure 3.3.




Figure 3.3: Settling time including the effect of slew-rate.

Note

In SC filters the feedback gain β often becomes close to one because the sampling capacitance C_S needs to be much smaller than the feedback capacitance C_F in order for the cut-off frequency to be sufficiently smaller than the Nyquist frequency $f_s/2$. This makes parameter B larger and hence results in a larger settling time.

3.3 Example

In this section we will validate the results obtained by the nonlinear analysis including the slew-rate developped in Section 3.1. We will use the same SC-amplifier than in the small-signal step case that are shown in Figure 2.7 and Figure 2.8. The SC-amplifier during the amplification phase Φ_2 is simulated with the circuit shown in Figure 3.1 which includes a nonlinear transconductor modeling the nonlinear behavior coming from the input differential pair of a single-stage OTA. To simulate this circuit in an applied we use the following netlist.

The nonlinear OTA of Figure 3.1 is described by subcircuit OTAtanh using a behavioral current source Bdm which models the differential output current of a differential pair biased in weak inversion according to (3.2). This is consistent with the assumption that was used in the above nonlinear analysis. Note that the same circuit is also used for the simulation of the small-signal case since for $V_{id} \ll V_{isat}$, the current of the behavioral source is simply equal to $I \cong G_m \cdot V_{id}$.

We now reuse the specifications already used for the small-signal case except the step size which is now much larger. The specifications are summarized in Table 3.1 and the calculated parameters are shown in Table 3.2.



In this example we need to use (3.20) instead of (3.22) because the initial output voltage value V_{out0} is not zero.

Table 3.1: Specifications for the small-signal step response.

Parameter	Symbol	Value	Unit
Clock frequency	f_{ck}	1	\overline{MHz}
Clock period	T_s	1	μs
Settling time	t_{set}	500	ns
Settling error	ε_{set}	0.001	-
Ideal DC gain	$A_{0,ideal}$	-1	-
OTA DC gain	A_{dc}	1000	-
Feedback capacitance	C_F	1	pF
Load capacitance	C_L	0.1	pF
Input capacitance	C_{in}	10	fF
Input step	ΔV_{in}	-1	V

Table 3.2: Calculated parameters for the large-signal step response calculated with the small-signal settling time estimation.

Parameter	Symbol	Value	Unit
	5,111501	varae	
Source capacitance	C_S	1	pF
Feedback gain	eta	0.498	-
Effective DC gain	A_0	-0.998	-
Total output capacitance	C_{out}	0.602	pF
Time constant	$ au_p$	68.832	ns
Time constant	$ au_z$	56.839	ns
Pole	f_p	2.312	MHz
Zero	f_z	2.8	MHz
Initial output voltage	$V_{out}(t=0^+)$	-825.764	mV
Final output voltage	$V_{out}(t \to \infty)$	997.994	mV
Gain-bandwidth product	f_u	4.648	MHz
OTA Transconductance	G_m	17.594	$\mu A/V$
OTA output resistance	R_{out}	56.839	$M\Omega$




Figure 3.4: Step response of the OTA as a voltage follower for a large input step highlighting the slew-rate effect.

The simulation result is compared to the theoretical small- and large-signal step responses given by (2.12) and (3.20) in Figure 3.4. We first can observe a perfect agreement between the simulation and the theoretical expression, which validates the analytical derivation of Section 3.1. Comparing the large-signal step response to the small-signal step response (corresponding to the dashed purple curve), we observe that the signal doesn't settle within the 500~ns settling time. This is simply due to the fact that we have used the small-signal settling time expression (2.22) to derive the required transconductance.

To make sure that the output voltage settles within the desired settling time and for the given settling error, we need to calculate the required transconductance using the large-signal settling time given in (3.25). The transconductance is now $G_m = 43.2 \ \mu A/V$ which is 2.5 times larger than the small-signal estimation $G_m = 17.6 \ \mu A/V$. The parameters are given in Table 3.3 and the simulation is compared to the theoretical step response in Figure 3.5.

Table 3.3: Parameters for the large-signal step response calculated with the large-signal settling time estimation.

Parameter	Symbol	Value	Unit
Source capacitance	C_S	1	pF
Feedback gain	β	0.498	-
Effective DC gain	A_0	-0.998	-
Total output capacitance	C_{out}	0.602	pF
Time constant	$ au_p$	28.032	ns
Time constant	$ au_z$	23.147	ns
Pole	f_p	5.678	MHz
Zero	f_z	6.876	MHz
Initial output voltage	$V_{out}(t=0^+)$	-825.764	mV
Final output voltage	$V_{out}(t \to \infty)$	997.994	mV
Gain-bandwidth product	f_u	11.412	MHz
OTA Transconductance	G_m	43.201	$\mu A/V$
OTA output resistance	R_{out}	23.147	$M\Omega$




Figure 3.5: Step response of the OTA as a voltage follower (inverter) for a large input step with the transconductance calculated with the large-signal settling time estimation.

We see in Figure 3.5 that the output voltage now settles as required within the 500 ns settling time. We also see that the small-signal settling corresponding to the dashed purple curve is now much faster simply because the transconductance is much larger and hence the time constant τ_p much shorter.

4 Conclusion

In this notebook we have first derived the step response and settling time of a capacitively coupled OTA in linear operation. We then performed a nonlinear analysis that includes the effect of slewing due to the nonlinear behavior of the OTA input differential pair. The model allows to have a more accurate estimation of the large-signal settling time which might be dominant in low-power SC circuits such as amplifiers or filters. The analytical nonlinear step response has been successfully validated with ngspice simulation.

References

[1] F. Krummenacher, "Etude et Dimensionnement d'un OTA Cascode CMOS," EPFL; https://github.com/chrisenz/Analog-Circuit-Design/blob/main/SC-Circuits/Large-signal%20Step%20Response/Resources/dimensionnement_OTA_fk.pdf, Internal report, 1982.