

sEKV Parameter Extraction for the IHP 130nm Process

pMOS (short-channel)

Christian Enz (christian.enz@epfl.ch)

14.02.2026

Table of contents

1	Introduction	3
2	Transistor geometry parameters	4
2.1	Effective length and width for current	4
3	DC Transfer Characteristic Parameters	6
3.1	Generating and importing the data	6
3.1.1	I_D and G_m versus V_G	6
3.1.2	G_m - V_G and G_m - I_D	7
3.2	Filtering the outliers	7
3.3	Direct extraction with $\lambda_c = 0$	10
3.3.1	Slope factor n and I_{spec} extraction	10
3.3.2	Threshold voltage extraction	12
3.3.3	Summary	15
3.4	Direct extraction with $\lambda_c > 0$	15
3.4.1	Slope factor n extraction	15
3.4.2	Specific current I_{spec} extraction	17
3.4.3	Velocity saturation parameter λ_c extraction	18
3.4.4	Threshold voltage extraction	20
3.4.5	Summary	22
3.5	Extraction using curve fitting	22
3.5.1	Specific current I_{spec} and λ_c extraction	22
3.5.2	Threshold voltage extraction	24
3.5.3	Summary	24
4	Output characteristic	25
4.1	Generating and importing the data	25
4.1.1	I_D and G_{ds} versus V_D	25
4.1.2	Filtering the outliers	26
4.2	Extracting the CLM parameter	26
5	Noise	28
5.1	Setting the bias conditions	28
5.2	Extract operating point information	29
5.3	Simulating noise PSD	29
6	Conclusion	31
	References	32

1 Introduction

In this notebook we will extract the sEKV parameters [1] [2] for a short-channel pMOS transistors from the 130nm bulk CMOS process of IHP [3]. The extraction is done with data generated using the PSP compact model [4] from the PDK of the IHP 130nm process [3] for the typical-typical (t-t) case.

The easiest way to extract the sEKV parameters is to use the python tool developed by H.C. Han and available on GitLab [5]. The tool and the extraction procedure are described in [6]. In this notebook we will detail the extraction procedure and show how the parameters can be extracted manually.

We start by looking at the channel width and length corrections for the drain current and for the capacitances. Then we will extract the sEKV parameter using a direct extraction methodology with the velocity parameter $\lambda_c = 0$. We then will extract the additional parameter λ_c using a direct extraction methodology. Then we will extract all the sEKV parameters by optimization using nonlinear curve fitting.

We also will extract the output conductance due to channel-length modulation (CLM) and the related parameter.

Finally, we will check the white noise model and extract the EKV flicker noise parameters.

The extracted parameters are then all saved in an Excel worksheet.

2 Transistor geometry parameters

2.1 Effective length and width for current

Before we start the extraction we need to account for the geometry dependence. With PSP you can choose between geometry scaling rules or binning rules with parameter $SWGEO$. If $SWGEO = 1$, the scaling rules are chosen. This is the case in the IHP 130nm G2 PDK. The geometrical parameters are defined in Figure 2.1 [4].




Figure 2.1: Definition of transistor geometrical parameters [4].

The effective length and width are defined as

$$L_{eff} = L - \Delta L, \quad (2.1)$$

$$W_{eff} = W_f - \Delta W, \quad (2.2)$$

where W_f is the width of one finger defined as

$$W_f = \frac{W}{NF}. \quad (2.3)$$

In our case we will assume that the number of fingers $NF = 1$ and hence that $W_f = W$. ΔL and ΔW are given by

$$\Delta L = 2 LAP - \Delta L_{PS}, \quad (2.4)$$

$$\Delta W = 2 WOT - \Delta W_{OD}, \quad (2.5)$$

with

$$\Delta L_{PS} = LVARO \cdot \left(1 + LVARL \cdot \frac{L_{EN}}{L}\right) \cdot \left(1 + LVARW \cdot \frac{W_{EN}}{W_f}\right), \quad (2.6)$$

$$\Delta W_{OD} = WVARO \cdot \left(1 + WVARL \cdot \frac{L_{EN}}{L}\right) \cdot \left(1 + WVARW \cdot \frac{W_{EN}}{W_f}\right). \quad (2.7)$$

Contrary to nMOS, for pMOS $LVARO \neq 0$ and $WVARO \neq 0$ and therefore $\Delta L_{PS} \neq 0$ and $\Delta W_{OD} \neq 0$. This means that the length and width reduction actually depend on the length L and width W . However, we can ignore this scaling of ΔL_{PS} and ΔW_{OD} with W and L and approximate ΔL_{PS} and ΔW_{OD} by taking the value for $L \rightarrow \infty$ and for $W \rightarrow \infty$ corresponding to

$$\Delta L_{PS} \cong LVARO, \quad (2.8)$$

$$\Delta W_{OD} \cong WVARO, \quad (2.9)$$

resulting in

$$\Delta L \cong 2LAP - LVARO, \quad (2.10)$$

$$\Delta W \cong 2WOT - WVARO. \quad (2.11)$$

Table 2.1: Length and width corrections.

Definition	ΔW [nm]	ΔL [nm]	Comment
For current	30.000	-46.442	extracted from PDK

The channel length and width reduction are then given in Table 2.1. Note that, contrary to the nMOS devices, for pMOS $\Delta L = -46.442 \text{ nm}$ is negative which leads to an effective length that is longer than the drawn length. On the other hand $\Delta W = 30.000 \text{ nm}$ is positive which results in an effective width that is smaller than the drawn width. The width and length for the selected pMOS transistor are given by $W = 10 \text{ }\mu\text{m}$ and $L = 0 \text{ }\mu\text{m}$ and the effective width and length are given by $W_{eff} = 9.970 \text{ }\mu\text{m}$ and $L_{eff} = 0.176 \text{ }\mu\text{m}$. They are summarized in Table 2.2.

Table 2.2: Selected transistor width and length.

Type	W [μm]	W_{eff} [μm]	L [nm]	L_{eff} [nm]
pMOS	10	9.970	130	176

3 DC Transfer Characteristic Parameters

3.1 Generating and importing the data

The data used for the sEKV parameters extraction is generated by simulation using ngspice with the PSP CM [4] from the PDK of the IHP 130nm process [3] for the typical-typical (t-t) case. We present the I_D - V_G and G_m - V_G data below.

3.1.1 I_D and G_m versus V_G




Figure 3.1: Imported I_D - V_G and G_m - V_G .






Figure 3.2: Imported I_D - V_G .

Figure 3.3: Imported I_D - V_G .

3.1.2 G_m - V_G and G_m - I_D

We now will check the derivative namely the gate transconductance obtained from the simulator and compare it to the numerical differentiation of the large-signal I_D - V_G characteristic.



Figure 3.4: Check of the G_m - V_G consistency.

We see that the transconductance obtained by differentiating the large-signal I_D - V_G characteristic is equal to the transconductance extracted from the PSP model. We will keep the value extracted from the PSP model.

3.2 Filtering the outliers

Since the sEKV model [2] doesn't account for GIDL that appears at very low current, we need to filter the outlier points. This is done below.

We can now proceed with the parameter extraction, starting with the direct extraction approach with $\lambda_c = 0$.

Figure 3.5: Check of the G_m - I_D consistency.Figure 3.6: Filtering the outliers from the I_D - V_G characteristics.




Figure 3.7: Filtering the outliers from the G_m - V_G characteristics.




Figure 3.8: Filtering the outliers from the G_m - I_D characteristics.

3.3 Direct extraction with $\lambda_c = 0$

In the direct extraction approach, we avoid using curve fitting or optimization and manipulate the data to extract a given parameter in a certain data range. We start extracting the slope factor n and the specific current I_{spec} .

3.3.1 Slope factor n and I_{spec} extraction

The gate transconductance in weak inversion and saturation is given by [1]

$$G_m = \frac{I_D}{n U_T}. \quad (3.1)$$

So if we plot $I_D/(G_m U_T)$ we should see a plateau in weak inversion the value of which is equal to the slope factor n .




Figure 3.9: Slope factor extraction.

This is illustrated in Figure 3.9 resulting in $n = 1.43$, which is higher than the long- and medium-channel pMOS transistor. On the other hand the normalized G_m/I_D function for a long-channel transistor in strong inversion and saturation is given by [1]



$$\frac{G_m n U_T}{I_D} = \frac{1}{\sqrt{IC}} = \sqrt{\frac{I_{spec}}{I_D}}. \quad (3.2)$$


We can then plot $(G_m n U_T)^2/I_D$ which should find a maximum value equal to I_{spec} .

This is illustrated in Figure 3.10 resulting in $I_{spec} = 17.428 \mu A$ corresponding to $I_{spec\Box} = 308$ nA. We can now plot $I_D/(G_m U_T)$ versus I_D as shown in Figure 3.11. We clearly see the two asymptotes in weak (i.e. $I_D < I_{spec}$) and strong inversion (i.e. $I_D > I_{spec}$).


Having extracted n and I_{spec} , we can now plot the normalized G_m/I_D function versus IC which is shown in Figure 3.12.

The fit is reasonable over the entire IC span. There is some small discrepancy in the moderate inversion region but mostly in strong inversion for $IC > 10^2$. This is due to the combined effects of velocity saturation (VS) and mobility reduction due to the vertical field. For the short-channel transistor it is probably mostly due to VS which can be accounted for by using the λ_c parameter. We will not

Figure 3.10: I_{spec} extraction.Figure 3.11: n and I_{spec} check.

Figure 3.12: n and I_{spec} check.

do this here since we want to extract the long-channel parameters keeping $\lambda_c = 0$, but since we are mostly interested in the moderate inversion region, we can slightly increase I_{spec} to improve the fit in moderate inversion at the cost of a degradation in strong inversion. This results in the normalized G_m/I_D function versus IC shown in Figure 3.13.

Figure 3.13: Fine tuning of the normalized G_m/I_D function versus IC in moderate inversion.

The fit is now much better in moderate inversion but less in strong inversion. However, it offers a good trade-off between moderate inversion (where the curve is slightly below the simulations) and strong inversion up to $IC = 100$ (where the simulation points are slightly below the curve). We therefore will keep the new value of I_{spec} , namely $I_{spec} = 400 \text{ nA}$.

3.3.2 Threshold voltage extraction

We can extract the threshold voltage in weak inversion (assuming $V_S = 0$) from the normalized current (inversion coefficient) given by [1]

$$IC = e^{\frac{V_G - V_{T0}}{nU_T}}. \quad (3.3)$$

We can now plot

$$V_{T0} = V_G - nU_T \ln(IC) \quad (3.4)$$

to extract the threshold voltage. This results in the plot shown in Figure 3.14.




Figure 3.14: Threshold voltage extraction.

We see a plateau in weak inversion where we can average its value to get the threshold voltage in weak inversion which we can zoom into as shown in Figure 3.15.







Figure 3.15: Threshold voltage extraction in weak inversion.

The average value of V_{T0} in this range is given by $V_{T0} = 401 \text{ mV}$. We can now plot the I_D - V_G for the extracted parameters which is shown in Figure 3.16.

We get a reasonable fit with some deviations in strong inversion, which is expected since we focused on the moderate inversion and kept $\lambda_c = 0$.

Note that we can also extract the threshold voltage in strong inversion by plotting $\sqrt{I_D}$ versus V_G as shown in Figure 3.17.

We can then fit the linear portion of the curve and extract the intersection point on the V_G axis as shown in Figure 3.18 which results in $V_{T0} = 347 \text{ mV}$. We can check the I_D - V_G characteristics with this

Figure 3.16: I_D - V_G for the extracted parameters.Figure 3.17: $\sqrt{I_D}$ - V_G for the extracted parameters.Figure 3.18: Threshold voltage extraction from $\sqrt{I_D}$ - V_G in strong inversion.

extracted threshold voltage in Figure 3.19.




Figure 3.19: I_D - V_G for the extracted threshold voltage.

As shown in Figure 3.19, we get a less good fit in weak inversion. We therefore keep the value of the threshold voltage extracted in weak inversion, namely $V_{T0} = 401 \text{ mV}$.

3.3.3 Summary

The results of the direct extraction method is shown in Figure 3.20, which includes the large-signal $IC = I_D/I_{spec}$ versus $V_G - V_{T0}$ on the left and the small-signal parameters $G_{ms}/G_{spec} = G_m n U_T/I_{spec}$ versus IC and $G_m n U_T/I_D$ versus IC on the right. We see a good fit of the large- and small-signal parameters except in very strong inversion (i.e. $100 < IC$). The extracted parameters are summarized in Table 3.1.

Table 3.1: Direct extraction of the sEKV parameters with $\lambda_c = 0$.

Type	n	$I_{spec\Box} [nA]$	$V_{T0} [mV]$	λ_c	$L_{sat} [nm]$	Comment
pMOS	1.43	400	401	0	0	direct with $\lambda_c = 0$

We now will use the VS λ_c to get a better fit in strong inversion.

3.4 Direct extraction with $\lambda_c > 0$

3.4.1 Slope factor n extraction

Proceeding in the same way as above, we can extract the slope factor n from the characteristic shown in Figure 3.21.

We get the same value as before namely $n = 1.43$.




Figure 3.20: Summary of direct extraction with $\lambda_c = 0$.


Figure 3.21: Slope factor extraction.

Figure 3.22: I_{spec} extraction.

3.4.2 Specific current I_{spec} extraction

The specific current is extracted as above from the characteristic shown in Figure 3.22.

We of course get the same value as before, namely $I_{spec} = 17.43 \mu A$ corresponding to $I_{spec\Box} = 308 nA$. We can the plot $I_D/(G_m U_T)$ as shown in Figure 3.23. We see that the asymptote are correct except in strong inversion where the curve is steeper. This can then be handled by the additional VS parameter λ_c .

Figure 3.23: n and I_{spec} check.

3.4.3 Velocity saturation parameter λ_c extraction

We can extract λ_c by looking at the asymptote in very strong inversion. For a short-channel transistor in strong inversion and saturation, the normalized G_m/I_D is given by [1]

$$\frac{G_m n U_T}{I_D} = \frac{1}{\lambda_c I C} = \frac{I_{spec}}{\lambda_c I_D}. \quad (3.5)$$

So if we plot $I_{spec}/(G_m n U_T)$ it will have a minimum at λ_c as illustrated in Figure 3.24.




Figure 3.24: Extraction of λ_c .

This results in $\lambda_c = 0.097$ corresponding to $L_{sat} = 17.18 \text{ nm}$. We can now add the strong inversion asymptote on the $I_D/(G_m n U_T)$ versus I_D characteristic as shown in Figure 3.25.






Figure 3.25: n , I_{spec} and λ_x check.

We can also check the normalized G_m/I_D characteristic which is plotted in Figure 3.26.

The fit is OK at the asymptotes but not good in the moderate and strong inversion regions. We can try to increase I_{spec} and λ_c in order to have a better fit in moderate and strong inversion as illustrated in Figure 3.27.

Figure 3.26: Check of the normalized G_m/I_D for n , I_{spec} and λ_c .Figure 3.27: Tuning of I_{spec} and λ_c on the normalized G_m/I_D .

The fit is now much better from weak to strong inversion.

3.4.4 Threshold voltage extraction

We now extract the threshold voltage in the same way as above, first plotting V_{T0ext} versus V_G as shown in fig-vt0ext_vg.




Figure 3.28: Threshold voltage extraction.






Figure 3.29: Threshold voltage extraction in weak inversion.

Averaging the threshold voltage in the range it is about constant results in $V_{T0} = 392 \text{ mV}$ which is slightly lower than the value extracted with $\lambda_c = 0$. We can now check the I_D - V_G curves which are shown in Figure 3.30.

We see that the threshold voltage is too low. We can fine tune it manually as illustrated in Figure 3.31.

With $V_{T0} = 418 \text{ mV}$, we now have a very good fit of the I_D - V_G characteristic in the entire range of $V_G - V_{T0}$, from weak to strong inversion.

Figure 3.30: I_D - V_G for the extracted parameters.Figure 3.31: I_D - V_G for the extracted parameters.

3.4.5 Summary

We results of the direct extraction with $\lambda_c > 0$ are summarized in Figure 3.32 for the sEKV parameters presented in Table 3.2.




Figure 3.32: Summary of the direct extraction with $\lambda_c > 0$.

We finally get a reasonable fit of all characteristics.

Table 3.2: Extraction of the sEKV parameters using direct extraction with $\lambda_c > 0$.

Type	n	$I_{spec\Box}$ [nA]	V_{T0} [mV]	λ_c	L_{sat} [nm]	Comment
pMOS	1.43	400	401	0.00	0.00	direct with $\lambda_c = 0$
pMOS	1.43	500	418	0.12	17.18	direct with $\lambda_c > 0$

3.5 Extraction using curve fitting

3.5.1 Specific current I_{spec} and λ_c extraction

We can extract the slope factor n , the specific current I_{spec} and the velocity saturation parameter λ_c on the normalized G_m/I_D versus IC characteristic using curve-fitting. The result is shown in Figure 3.33.

We get a good fit across all regions with similar values than the one obtained in the direct extraction methodology.



Figure 3.33: Extraction of n , I_{spec} and λ_c by curve fitting.

Figure 3.34: Threshold voltage extraction.

3.5.2 Threshold voltage extraction

We can also extract the threshold voltage from the I_D - V_G characteristic as illustrated in Figure 3.34.

This results in $V_{T0} = 416 \text{ mV}$ which is close to what was obtained with the direct extraction. Figure 3.34 shows that curve fitting can result in a very good fit in all regions of operation!

3.5.3 Summary

The result of the curve fitting extraction methodology is summarized in Figure 3.35 with the parameters given in Table 3.3. We see that we obtained an overall good fit in all regions of operation.




Figure 3.35: Summary of extraction by curve fitting for the long-channel.

Table 3.3: Extraction of the sEKV parameters using curve fitting with $\lambda_c > 0$.

Type	n	$I_{spec\Box} [nA]$	$V_{T0} [mV]$	λ_c	$L_{sat} [nm]$	Comment
pMOS	1.43	400	401	0.000	0.000	direct with $\lambda_c = 0$
pMOS	1.43	500	418	0.120	17.177	direct with $\lambda_c > 0$
pMOS	1.45	561	416	0.165	29.097	curve fitting with $\lambda_c > 0$

4 Output characteristic

4.1 Generating and importing the data

The data used for the sEKV parameters extraction is generated by simulation using the PSP CM [4] from the PDK of the IHP 130nm process [3] for the typical-typical (t-t) case. We present the I_D - V_G and G_m - V_G data below.

4.1.1 I_D and G_{ds} versus V_D




Figure 4.1: Imported I_D - V_D and G_{ds} - V_D .




Figure 4.2: Check imported G_{ds} against computed G_{ds} .

The output conductance calculated by differentiating the large-signal I_D - V_D matches the value extracted from the PSP model. We will keep the value from PSP.

4.1.2 Filtering the outliers

In order to extract the CLM parameter in saturation, we will now filter out the points that correspond to the linear region. We can do this easily by looking at the G_{ds} versus V_D characteristic as shown in Figure 4.3.




Figure 4.3: Filtering the outliers from I_D - V_G and G_{ds} - V_D .

4.2 Extracting the CLM parameter

The simple channel length modulation (CLM) of the output conductance in saturation is approximated by

$$G_{ds} = \frac{I_{D,sat}}{V_E} \quad (4.1)$$

where $I_{D,sat}$ is the drain current in saturation and

$$V_E = \lambda \cdot L_{eff} \quad (4.2)$$

is the Early voltage or CLM voltage which is proportionnal to the effective length. This corresponds to a linear approximation of the drain current in saturation given by

$$I_{D,sat} \cong G_{ds} \cdot (V_D - V_E) \quad (4.3)$$


The value I_{D0} corresponds to the intercept

$$I_{D0} = -G_{ds} \cdot V_E \quad (4.4)$$

which is positive since V_E is negative.

As shown in the left plot of Figure 4.4, the simple expression of the drain current in saturation gives a rather good fit. The output conductance is approximated by a constant value represented by the dashed black line in the right plot of Figure 4.4.

We get a rather high output conductance $G_{ds} = 7.630 \mu A/V$ and hence low value of the λ parameter equal to $\lambda = 2.725 V/\mu m$. This is rather normal for this short-channel transistor. Unfortunately it translates into a poor intrinsic voltage gain G_m/G_{ds} .

Figure 4.4: Extraction of the CLM parameter λ .

As shown in the right plot of Figure 4.4, the output conductance is approximated by a constant value represented by the dashed black line. It is a poor approximation of the output conductance but good enough for starting a design. Note that, in analog circuit design, having a good fit of the output conductance is less important than having a good fit of the transconductance because often we just need the intrinsic voltage gain to be large enough for the circuit to perform correctly, while we want to have a good estimation of the parameters depending on the transconductance, such as the gain-bandwidth product or the thermal noise.

Table 4.1: CLM parameters extracted in moderate inversion.

Type	L_{eff} [μm]	IC	G_{ds} [$\mu A/V$]	I_{D0} [μA]	V_E [V]	λ [V/ μm]	Comment
nMOS	0.176	1	7.630	2.703	-0.354	2.725	extracted in MI

5 Noise

In this section we will check the white noise power spectral density (PSD) and extract the flicker noise parameters to be used with sEKV. We reuse the flicker noise model from EKV 2.6, where the input (gate) referred PSD is given by

$$S_{nin,fl}(f) = \frac{KF}{W_{eff} L_{eff} C_{ox} f^{AF}} \quad (5.1)$$

In this model the flicker noise is assumed to scale as $1/C_{ox}$, which is correct if the noise follows the Hooge model (i.e. originates from mobility fluctuations). In the case of the Mc Worthen model (i.e. flicker noise originating from traps in the Si-SiO₂ interface and in the oxide), the PSD scales as C_{ox}^2 . Despite the flicker noise is usually dominated by the trapping mechanism, we will keep the above model with a $1/C_{ox}$ scaling.

In EKV, we like to rewrite the flicker noise PSD like the thermal noise in terms of an input-referred noise resistance

$$S_{nin,fl}(f) = 4kT R_{nin,fl}(f) \quad (5.2)$$

which obviously depends on frequency according to

$$R_{nin,fl}(f) = \frac{\rho}{W_{eff} L_{eff} f^{AF}} \quad (5.3)$$

with parameter ρ defined as

$$\rho = \frac{KF}{4kT C_{ox}}. \quad (5.4)$$

Note that the flicker noise parameter have some weird units. Indeed, KF is in $A \cdot V \cdot s^{2-AF}$ and ρ is in $V \cdot m^2/(A \cdot s^{AF})$. If $AF = 1$, like it is often the case, then KF is in $A \cdot V \cdot s$ and ρ is in $V \cdot m^2/(A \cdot s)$.

To extract the noise parameters, we use a common-source stage loaded by a noiseless resistor. We first will set the bias condition in terms of IC and calculate the input-referred white noise to compare it to the result obtained from the PSP simulations.

5.1 Setting the bias conditions

Having extracted n , I_{spec} and V_{T0} , we can impose the inversion coefficient and calculate the corresponding gate voltage V_G . We need to make sure the transistor remains in saturation.

We need to check that the transistor is biased in saturation. Setting the inversion coefficient to $IC = 1$ we get a drain current $I_D = 32 \mu A$ corresponding to a gate voltage $V_G = 444 mV$. The gate transconductance is estimated at $G_m = 523.228 \mu A/V$. Setting the voltage gain to $A_v = G_m \cdot R_L = 10$ we get $R_L = 19.112 k\Omega$. For $V_{DD} = 1.2 V$ we have $V_{DS} = 594 mV$. With a saturation voltage $V_{DSsat} = 116 mV$, the transistor is biased in the saturation region.

We can now proceed with the noise simulation and extract the PSP parameters and the PSD.

5.2 Extract operating point information

We can now check the operating point and extract the PSP noise parameters. The PSP operating point information are given in Table 5.1 and the PSP noise parameters are given in Table 5.2.

Table 5.1: PSP operating point.

Transistor	W_{eff} [μm]	L_{eff} [μm]	I_{DS} [μA]	G_m [$\mu A/V$]	G_{ds} [$\mu A/V$]	Comment
Mp	9.970	151	20.770	371.084	16.993	extracted from PSP

Table 5.2: MOS PSP noise parameters.

Transistor	$\sqrt{S_{ninth}}$ [nV/\sqrt{Hz}]	$\sqrt{S_{ninf1}(1kHz)}$ [nV/\sqrt{Hz}]	f_k [MHz]	Comment
Mp	7.4	631.0	7.282	extracted from PSP

We see that the simulated bias current $I_D = 20.77 \mu A$ is lower than the desired current $I_D = 31.72 \mu A$ resulting in a smaller simulated transconductance $G_m = 371.08 \mu A/V$ compared to the predicted one $G_m = 523.23 \mu A/V$. This will lead to a higher simulated white noise compared to the predicted one.

We can re-estimate the EKV transconductance from the simulated current. The inversion coefficient corresponding to the simulated current is $IC = 0.655$ instead of $IC = 1.000$. This gives $G_m = 382.00 \mu A/V$ which is much closer to the PSP simulated value $G_m = 371.08 \mu A/V$.

5.3 Simulating noise PSD

We can now simulate the PSD and check against the EKV model. The square roots of the PSD are plotted versus frequency in Figure 5.1.




Figure 5.1: Output and input-referred PSD.

Even after updating the inversion coefficient and transconductance, we see that the PSP white noise is higher than the sEKV estimation, despite the transconductances are close. This is due to a larger PSP thermal noise excess factor $\gamma_n = 1.224$ compared to the sEKV one $\gamma_n = 0.816$. On the other hand the

sEKV input-referred flicker noise estimation is right on top of PSP. The extracted sEKV flicker noise parameters are given in Table 5.3.

Table 5.3: Extraction of the sEKV flicker noise parameters.

Transistor	W_{eff} [μm]	L_{eff} [nm]	IC [-]	KF [J]	AF [-]	ρ_n [$\frac{V m^2}{A s}$]	Comment
Mp	9.970	176	0.655	9.228e-24	1.000	3.612e-02	moderate

6 Conclusion

This notebook presented different approaches to extract the sEKV parameters for a short-channel pMOS transistor for the 130nm IHP BiCMOS technology. The data was first obtained by simulations using the PSP compact model and the IHP PDK.

The sEKV parameters were first extracted using a direct extraction methodology with $\lambda_c = 0$. This results in a good fit over all regions of operation except in very strong inversion because of the combined effects of velocity saturation and mobility reduction due to the vertical field. The direct extraction approach is then used to also extract the velocity saturation parameter λ_c . After some tuning we can get a very good fit in all regions of operation including strong inversion.

The sEKV parameters are then extracted using curve fitting which immediately gives a good result in all regions of operation with values that are close to those extracted with the direct extraction methodology.

The parameters for the output conductance due to CLM are then extracted in moderate inversion.

We also have checked the noise in moderate inversion and shown that the thermal noise which is slightly higher for the PSP model compared to the sEKV mode despite the transconductance being almost equal between PSP and sEKV. This comes from a larger thermal noise excess factor in PSP compared to sEKV. We have finally also extracted the flicker noise parameters.

Overall we have shown that sEKV can fit the large- and small-signal data of this is a short-channel pMOS transistor very well except for white noise which is higher in PSP compared to sEKV.

References

- [1] C. C. Enz and E. A. Vittoz, *Charge-Based MOS Transistor Modeling - The EKV Model for Low-Power and RF IC Design*, 1st ed. John Wiley, 2006.
- [2] C. Enz, F. Chicco, and A. Pezzotta, “Nanoscale MOSFET Modeling: Part 1: The Simplified EKV Model for the Design of Low-Power Analog Circuits,” *IEEE Solid-State Circuits Magazine*, vol. 9, no. 3, pp. 26–35, 2017.
- [3] IHP, “IHP SG13G2 Open Source PDK.” <https://github.com/IHP-GmbH/IHP-Open-PDK>, 2025.
- [4] G.D.J. Smit, A.J. Scholten, D.B.M. Klaassen, O. Rozeau, S. Martinie, T. Poiroux and J.C. Barbé, “PSP 103.6 - The PSP model is a joint development of CEA-Leti and NXP Semiconductors.” https://www.cea.fr/cea-tech/leti/pspsupport/Documents/psp103p6_summary.pdf, 2017.
- [5] Han, H.-C. and A. D’Amico and C. Enz, “SEKV-E: Parameter Extractor of Simplified EKV I-V model for Low-power Analog Circuits.” <https://gitlab.com/moscm/sekv-e>, 2022.
- [6] H.-C. Han, A. D’Amico, and C. Enz, “SEKV-E: Parameter Extractor of Simplified EKV I-V Model for Low-Power Analog Circuits,” *IEEE Open Journal of Circuits and Systems*, vol. 3, pp. 162–167, 2022.