TI Designs

Interfacing Nonvolatile Storage Memory With Application Download and Execution on SDRAM for High-Performance Microcontrollers Design Guide



TI Designs

TI Designs provide the foundation that you need including methodology, testing and design files to quickly evaluate and customize the system. TI Designs help *you* accelerate your time to market.

Design Resources

TIDM- TM4C129SDRAMNVM	Tool Folder Containing Design Files
EK-TM4C1294XL	Tool Folder
TM4C1294NCPDT	Product Folder
TM4C123GH6PM	Product Folder
TPD4S012	Product Folder
TPS2052B	Product Folder
TPS62177	Product Folder
TPS73733-Q1	Product Folder




ASK Our E2E Experts
WEBENCH® Calculator Tools

Design Features

- Extends the Useable Memory Space to 512-Mb, 16-bit SDRAM with 60-MHz External Peripheral Interface (EPI) for High-Memory Throughput and Footprint Applications
- Designed for EK-TM4C1294XL Connected LaunchPad [™](Formerly Tiva MCU[™])
- Implements Serial Interface Bootloaders for SD Card or Quad Serial Flash Nonvolatile Memory
- Offers Additional Support for Quad-Serial Flash Mode Command for Custom Implementation of Bare Metal External Memory Loggers
- Offers Source Code That Contains Project Examples for Code Composer Studio™

Featured Applications

- · Interactive Human-Machine Interfaces
- Industrial Automation
- Internet of Things (IoT) Solutions
- Test and Measurement







An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

LaunchPad, Tiva MCU, Code Composer Studio, TivaWare are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.



System Description www.ti.com

1 System Description

The memory space of the TM4C129x family can be extended when the internal memory is insufficient. This TI Design describes the hardware-interfacing requirement and example software for the TM4C129x microcontrollers from TI. The external peripheral interface (EPI) can be used to extend the executable memory region to 16-bit, 512Mb of SDRAM. The QSSI interface at 60 MHz can extend storage of NVM code. This capability lets applications use microSD cards or QSSI flash memory greater than 512Mb. The design files include schematics, BOM, layer plot, Altium files, Gerber files, a reference example code for an easy-to-use SDRAM, an SD card boot, and an QSSI boot with a TM4C1294NCPDT Connected LaunchPad.

1.1 TM4C1294NCPDT Microcontroller

The TM4C1294NCPDT is a 120-MHz high-performance microcontroller with 1MB of on-chip flash and 256KB of on-chip SRAM. The device features an integrated Ethernet MAC+PHY for connected applications. The device has high-bandwidth interfaces like memory controller and a high-speed USB 2.0 digital interface. Integrating low- to mid-speed serials, up to 4 MSPS, 12-bit ADC, and motion control peripherals, this TI Design is a unique solution for a variety of applications, from industrial communication equipment to Smart Energy and Smart Grid applications.



www.ti.com System Description

For a high-level block diagram of the TM4C1294NCPDT Microcontroller, see Figure 1.





Figure 1. TM4C1294NCPDT Microcontroller High-Level Block Diagram



Block Diagram www.ti.com

2 Block Diagram



SDRAM-NVM Memory Extender Block Diagram

3 Getting Started Hardware

Interfacing the SDRAM-NVM memory to the TM4C1294NCPDT device on an EK-TM4C1294XL Connected LaunchPad requires a daughterboard that can connect to the breadboard connector X11.

3.1 The SDRAM-NVM Daughtercard

The SDRAM-NVM daughtercard interfaces to the EK-TM4C1294XL Connected LaunchPad using the 49x2 breadboard connectors. The daughtercard has one jumper (J1) that can be used to select between the microSD card or the QSSI serial flash. The microSD card uses the Legacy SPI mode of the QSSI module to interface with the microcontroller while the QSSI serial flash uses the advanced mode of the QSSI module to interface with the microcontroller. For an overview of the connector mounting for the daughtercard, see Figure 2.






Figure 2. SDRAM-NVM Connector Mounting



4 Getting Started Software

The software for this reference design comes with three codes that you can import in Code Composer Studio and use as a starting point for your application.

4.1 MicroSD Card Boot With SDRAM Code Execution

The *MicroSD Card Boot With SDRAM Code* uses the internal flash of the TM4C1294NCPDT to hold the FAT file system and bootloader. The bootloader configures the QSSI modules to run the FAT file system and EPI to interface to a 512-Mb SDRAM at interface frequency of 60 MHz. You can have multiple images on an microSD card configured during compile time to execute from an EPI Address Space of 0x6000 0000. You can select one of the image files that the bootloader copies to the EPI peripheral-connected SDRAM. After the image is copied, the Cortex M4 disables the interrupts, updates the NVIC_VTABLE register to map to the external address map, and jumps to the external address space of 0x6000 0000. All subsequent code execution occurs in the external address space until the next board reset. You must use a PC to copy the images to the microSD Card.

4.2 QSSI Serial Flash Boot With SDRAM Code Execution

The QSSI Serial Flash Boot With SDRAM Code uses the internal flash of the TM4C1294NCPDT to hold a custom bootloader. The bootloader configures the QSSI modules to read a QSSI flash memory and the EPI to interface to a 512-Mb SDRAM at an interface frequency of 60 MHz for executing code.

The lowest sector (Sector-0) of QSSI flash memory holds a table indicating the start address, size, and validity of an image. The bootloader updates this location when you download the binary file to the external QSSI flash memory through UARTO. Figure 3 provides an overview of the structure of the information held in Sector-0 pertaining to an actual application image.




Figure 3. Sector-0 Information Block Structure



www.ti.com Getting Started Software

You can download an image to the QSSI flash memory that has been configured at compile time to execute from the EPI address space 0x6000 0000. The image is downloaded from a PC or other controller. To load a new image to the QSSI flash, press USR_SW1 when powering up or resetting the LaunchPad. This causes the bootloader to enter download mode. If the USR_SW1 is not pressed, the bootloader will check Sector-0 for a valid image pointer and execute the last image available on QSSI flash. If no valid image pointer is found, the bootloader will enter download mode and wait for a new image. During the execution phase, the bootloader copies the image to the SDRAM memory connected to the EPI peripheral. When the image finishes copying, the Cortex M4 disables the interrupts, updates the NVIC_VTABLE register to map to the external address map, and jumps to the external address space 0x6000 0000. All subsequent code execution occurs in the external address space until the next board reset. For an overview of the flow chart that shows how the code operates, see Figure 4.




Figure 4. Example Code Program Flow

4.3 QSSI Bare Metal Code

The QSSI bare metal code configures the QSSI module of the TM4C1294NCPDT to perform advanced and quad mode programing for write operations and advanced, bi, and quad mode read for readback operations. For this example, the QSSI serial interface operates at 60 MHz, which demonstrates the maximum achievable throughput.



5 Test Setup


The test setup is as follows:

- 1. Import the test project into CCS.
- 2. Build and Compile the project.
- 3. Download the executable to the EK-TM4C1294XL Connected LaunchPad.
- 4. Execute the test code on the target.

During execution, the test code will first erase a 4-KB sector and check to ensure the erase was successful. If the erase was successful, the test code will then perform a program and read operation on the 4-KB sector. After performing the read operation, the test concludes with an erase and erase confirmation of the 4-KB test sector.

5.1 Hardware Setup

For an overview of the hardware setup, see Figure 5. The USB cable on the left side of the EK-TM4C129XL Connected LaunchPad provides power, connects to JTAG, and connects the UART for communication between a PC terminal window application such as Putty or Tera Term and the hardware setup. The SDRAM-NVM Memory Extender uses header X11 to connect to the LaunchPad.



Download and install a serial console application (for example, PuTTY, TeraTerm, and so forth), Code Composer Studio v6.0.1, and TivaWare™ for C Series v2.1.0-12573 or later to use this example.

Figure 5. Full Test Assembly



5.2 Software Setup (microSD Card Boot With SDRAM Code Execution)

1. Download the example software package from TIDM-TM4C129SDRAMNVM. Unzip the software package.

 Launch Code Composer Studio v6.0.1 or later → Click Import → Click CCS Projects → Click Next. Browse to the directory with the software examples. Select "ektm4c129_sdcard_bootloader", "ektm4c129_sdcard_boot_demo1", and "ektm4c129_sdcard_boot_demo2". Click Finish.




Figure 6. SDCARD Boot Project Import



3. Build each project. To build a project, right-click on a project. Click Rebuild Project. Ensure the projects compile free of errors.




Figure 7. Compiling The SDCARD Boot Software

4. Copy the bin files from "ektm4c129_sdcard_boot_demo1" and "ektm4c129_sdcard_boot_demo2" to a microSD card connected to a PC. Insert the microSD card with the copied files into the slot on the SDRAM-NVM Memory Extender. Position the J1 jumper to the microSDCS side to assert the microSD chip select.



5. Press Debug to run the main bootloader, "ektm4c129_sdcard_bootloader", in the TM4C1294NCPDT flash. Press Play when the code loads. When you will see the prompt for the microSD card on a serial console, type "help" to see the options. Type "Is" to see the list of files. To select a binary image, type "boot ektm4c129_sdcard_boot_demo1". The uart_echo application will copy and execute from the SDRAM.




Figure 8. Serial Console Output For ektm4c129 sdcard boot demo1.bin



Type "boot ektm4c129_sdcard_boot_demo2" to copy and execute the D2 LED blinky application from the SDRAM.




Figure 9. Serial Console Output For ektm4c129_sdcard_boot_demo2.bin

6. To restart the microSD card boot, press reset. The current application does not jump to the microSD card prompt.



5.3 Software Setup (QSSI Serial Flash Boot with SDRAM Code Execution)

1. Download the example software package from TIDM-TM4C129SDRAMNVM. Unzip the software package.

 Launch Code Composer Studio v6.0.1 or later → Click Import→ Click CCS Projects→ Click Next. Browse to the directory with the software examples. Select "ektm4c129_qssi_bootloader", "ektm4c129_qssi_boot_demo1", and "ektm4c129_sdcard_boot_demo2". Click Finish.




Figure 10. QSSI Example Project Import



3. Build each project. To build a project, right-click on a project. Click Rebuild Project. Ensure the projects compile free of errors.




Figure 11. Compiling the QSSI Software Example



4. Ensure that the J1 jumper is connected to the FLASHCS side. Use the LM Flash Programmer Download to download ektm4c129_qssi_bootloader on an TM4C1294NCPDT Connected LaunchPad that has been erased. (After performing checks for QSSI and SDRAM memory, the bootloader activates UART0 to download an image to the external QSSI Flash, . For the setting of the LM Flash Programmer, see Figure 12 and Figure 13.)




Figure 12. LM Flash Programmer Main Bootloader Programming - Interface Setting (JTAG)




Figure 13. LM Flash Programmer Main Bootloader Programming - Options Settings



5. Using the LM Flash Programmer in serial mode, download ektm4c129_qssi_boot_demo1. Ensure Disable Auto Baud Support is checked. Select the correct COM port. Ensure the Transfer Size is 64 bytes or less. On the Program Tab, select the Program Address Offset as the start of a sector of QSSI Flash other than Sector-0. (For the setting of the LM Flash Programmer for downloading the demo code, see Figure 14 and Figure 15. When the demo code downloads, the LED D3 will start blinking.)




Figure 14. LM Flash Programmer QSSI Boot Demo1 Programming - Interface Settings (UART)




Figure 15. LM Flash Programmer QSSI Boot Demo 1 Programming - Options (Address Offset)

6. Use USR_SW2 to accelerate the blinking rate and USR_SW1 to reduce the blinking rate.



5.4 Software Setup (QSSI Bare Metal Example)

1. Download the example software package from TIDM-TM4C129SDRAMNVM. Unzip the software package.

2. Launch Code Composer Studio v6.0.1 or later→ Click Import→ Click CCS Projects→ Click Next. Browse to the directory with the software examples. Select "ektm4c129_qssi_example". Click Finish.




Figure 16. QSSI Bare Metal Project Import



3. Build each project. To build a project, right-click on a project. Click Rebuild Project. Ensure the projects compile free of errors.




Figure 17. QSSI Bare Metal Compile

4. Ensure the J1 jumper is connected to the FLASHCS side. Press Debug to download "ektm4c129_qssi_example" and load the code into the TM4C1294NCPDT flash. Press Play when the code has loaded. On the serial console, ensure you see the log file generated for erase, advanced mode program, quad mode program, advanced mode read, bi-mode read, and quad mode read.




Figure 18. QSSI Bare Metal Example Serial Console Output



www.ti.com Design Files

6 Design Files

6.1 Schematics

To download the schematics for the board, see the design files at TIDM-TM4C129SDRAMNVM.

6.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDM-TM4C129SDRAMNVM.

6.3 PCB Layout Recommendations

When performing the layout, ensure that the EPI0S31 (the SDRAM clock pin) has the shortest trace. To ensure that reflections from the shared data and address pins minimized, use a single route from the connector pin to either of the address or data pin without creating a stub.



Design Files www.ti.com

6.4 Layout Prints

To download the layout prints for the board, see the design files at TIDM-TM4C129SDRAMNVM.

7 Altium Project

To download the Altium project files, see the design files at TIDM-TM4C129SDRAMNVM.

8 Gerber Files

To download the Gerber files, see the design files at TIDM-TM4C129SDRAMNVM.

9 Software Files

To download the software files, see the design files at TIDM-TM4C129SDRAMNVM.

10 References

- 1. ISSI 512Mbit SDRAM Memory
- 2. Macronix 5112Mbit QSSI Serial Flash



www.ti.com About the Author

11 About the Author

AMIT ASHARA is an application engineer at TI, where he develops applications for the TM4C12x family of high-performance microcontrollers. Amit brings to this role his extensive experience and expertise in high-speed digital and microcontroller system-level design. Amit earned his Bachelor of Engineering (BE) from the University of Pune in India.

IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have *not* been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.