

1. Textbook
2. Personal notes, graded homework assignments
3. Printouts of the course slides
4. Calculator
5. Personal laptop or in-lab computer for the following purposes ONLY:
 - a. Viewing course materials on Canvas
 - b. Calculator application (not in browser)
 - c. Online version of the textbook
 - d. MIPS references – Wikipedia or U.Idaho

EE/CS/CPE 3760 Final Exam
Winter 2020

Name Chris Morony

End exam by 3:00 PDT

1. A 128-byte cache is organized with 2-way set associativity and 2-word blocks. Each word is 4 bytes. Assume the addresses are 32 bits wide.

128 byte $\left| \begin{array}{c} 8 \text{ bit} \\ 2 \text{ blocks} \end{array} \right| \left| \begin{array}{c} 11 \text{ bits} \\ 2 \text{ words} \end{array} \right| \left| \begin{array}{c} 1 \text{ word} \\ 4 \text{ bytes} \end{array} \right| = 8 \text{ sets}$

index by K^2 : $\log_2(8) = 3$
 block offset: $\log_2(2) = 1$
 \downarrow
 2 bits

a. Determine which parts of the 32-bit address are the tag, index, block and byte offset. Mark each bit in the diagram below as T, I, BL or BY.

T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	I	I	I	B L	b /	B /
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	--------	--------	--------

Note: In this problem, the high-order 20 bits of the address are always zero and may be ignored.

[illegible]

	V	Tag
000	1	01100 (LR4)
	0	
001	1	11111 (LR4)
	0	
010	0	
	0	
011	0	
	0	
100	1	00001 (LR4)
	1	10110
101	0	
	0	
110	1	01000 (LR4)
	0	
111	0	
	0	

2. a. Assume the minimum time required for each of the five stages of the original MIPS pipeline are as follows:

IF: 0.275 ns

RF: 0.250 ns

EX: 0.450 ns

M: 0.325 ns

WB: 0.260 ns

$$0.275 + 0.25 + 0.45 + 0.325 + 0.26 = 1.56$$

1 instruction

RF

$$\frac{1 \text{ instruction}}{1.56 \text{ ns}} = \frac{X \text{ instr}}{1 \text{ ns}}$$

What is the minimum clock period for this pipelined system? 0.25 ns

What is the latency for one instruction (no stalls)? 1.56 ns

What is the throughput once the pipeline is full (no stalls)? 1 instr/cycle = 0.641 instr/ns

- b. You propose to split up the execute stage into two cycles (0.300 ns each), creating a six-stage pipeline, as shown below. In the illustration, two instructions are shown in the pipeline so you can see how the stages line up.

2 instructions



IF: 0.275 ns

RF: 0.250 ns

EX1: 0.300 ns

EX2: 0.300 ns

M: 0.325 ns

WB: 0.260 ns

$$0.275 + 0.25 + 0.3 + 0.3 + 0.325 + 0.26 = 1.71 \text{ ns}$$

RF

$$\frac{1}{1.71 \text{ ns}} =$$

What is the minimum clock period for this pipelined system? 0.25 ns

What is the latency for one instruction (no stalls)? 1.71 ns

What is the throughput once the pipeline is full (no stalls)? 1 instr/cycle = 0.585 instr/ns

- c. With register forwarding in the original five-stage pipeline we found:

No stall on a register-to-register data hazard (read after write).

1 cycle stall for a LW hazard (read after load).

3 cycle stall for branches (when we guess wrong).

Are any of these different in the six-stage pipeline described in part b? How?

Register-to-Register Data Hazards Yes, the written register isn't written until WB so there must be a stall to the

Read after LW Hazard Yes, splitting the EX stage into two cycles means we need 2 cycles stalls instead of just 1 in order to read from memory

Branch Hazard No, it will always 3 cycle stalls if we guess incorrectly on a branch, thus this pipeline hazard is no different than the original

3. a) A virtual memory system has a 32GB virtual address space and 4GB of physical memory. Pages are 256 KB each. Determine the following:

Number of bits in virtual addresses: 35

Number of bits in physical addresses: 32

Number of bits in the page offset: 18

Number of bits in virtual page numbers: 17

Number of bits in physical page numbers: 14

$$2^{32} / 2^{18} = 2^{14}$$

$$2^{35} / 2^{18} = 2^{17}$$

$$\log_2(32GB) = 2^{32}$$

$$\log_2(4GB) = 2^{32}$$

$$\log_2(256000) = 2^{18}$$

- b) A different system has 32-bit virtual addresses, 256 MB of physical memory and 1 MB pages. The OS has the following page table for a process (only the first eight entries are shown). Assume that all physical memory is allocated and in use.

Virtual Page Number (binary)	Valid Bit	Physical Page Number (binary)/Disk Address
0000 0000 0000	1	0111 0001
0000 0000 0001	0	sector 23...
0000 0000 0010	1	1111 0000 <i>new LRU</i>
0000 0000 0011	0	sector 910...
0000 0000 0100	1	Sector 87...
0000 0000 0101	0	1100 1100 <i>LRU sector</i>
0000 0000 0110	1	0000 1101
0000 0000 0111	0	sector 56...

The following virtual memory addresses are accessed (read from) in the order presented. Show the physical addresses each one corresponds to. Make sure to show any changes to the page table. Assume that the virtual memory system uses an LRU replacement policy. Be as specific as possible in your answer.

- i) 0000 0000 0101 1010 0000 1111 0000 1010
Physical *Virtual* *Physical* *Virtual* *Physical* *Virtual* *Physical* *Virtual*
 1100 1100 → 1100 1100 | 1010 0000 1111 0000 1010
- ii) 0000 0000 0010 0010 0011 0100 0101 0110
 1111 0000 → 1111 0000 | 0010 0011 0100 0101 0110
- iii) 0000 0000 0110 1100 1110 1111 0111 0011
 0000 1101 → 0000 1101 | 1100 1110 1111 0111 0011
- iv) 0000 0000 0000 0110 1010 0010 1100 1010
 0111 0001 → 0111 0001 | 0110 1010 0010 1100 1010
- v) 0000 0000 0100 1111 0000 1110 0000 1111
 1100 1100 → 1100 1100 | 1111 0000 1110 0000 1111

32 bit virtual address

$2^{18} = 256,000$
 28 bit physical address

page offset takes 20 bits
 $\log_2(1,000,000)$

4. Assemble the following MIPS assembly-language code by writing out the corresponding machine language instructions. The address of each instruction is given to the left of each instruction. Please fill out the decimal values for each field, convert to binary, and then convert the whole instruction to hexadecimal.

10000 addi \$8, \$9, 9

	Instruction breakdown by binary bit					
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
Dec	8	1	8	—	9	—
Bin	001000	01001	01000	00000	00000	001001
Hex	2	1	2	8	0	9

10004 frddi: sub \$3, \$4, \$5

Dec	0	4	5	3	0	34
Bin	000000	00100	00101	00011	00000	100010
Hex	0	0	8	5	1	8 2 2

10008 sam: sll \$2, \$1, 7

Dec	0	0	1	2	7	0
Bin	000000	00000	00001	00010	00011	000000
Hex	0	0	0	1	1	0

10012 beq \$10, \$11, frddi

Dec	4	11	10	—	-3	—
Bin	000100	01011	10101	11111	11111	111101
Hex	1	1	b	a	f	f f d

$$10008 / 4 = 2502$$

10016 j sam

Dec	2	—	—	-2502	—	—
Bin	000010	00000	00000	00001	00111	000110
Hex	0	8	0	0	9	c b

$$2502_{10} = 100111000110$$

Honor Statement

Sign the following statement before scanning and submitting your exam.

On my honor, I have neither given nor received any unauthorized aid on this exam.



Stop working by 3pm PDT. Scan in your completed exam and submit on Canvas in pdf format by 3:15pm PDT.
Any issues with scanning? Just take some photos and email them to the instructor by 3:15 and submit scans later.