

XLSEMI

上海芯龙半导体技术股份有限公司

专业 专注 务实 创新 高效 沟通

Design Guide for XL401X Series Buck Constant Voltage Products




V1.4

XL401X Series Quick Selection Table

product model	Input voltage range	switching current	switching frequency	output voltage	typical application	efficiency (Max)	package type	power
XL4013	8V-36V	4A	180KHz	1.25V~32V	5V/3A 12V/2A	94%	TO252-5L	~20W
XL4015	8V-36V	5A	180KHz	1.25V~32V	5V/4A 12V/3A	94%	TO263-5L	~100W
XL4016	8V-40V	12A	180KHz	1.25V~32V	5V/12A 12V/6A	94%	TO220-5L	~100W

Typical application circuit diagram



System Application Design Input

Capacitor The non-

continuous input current of the buck converter will generate a large ripple current on the input capacitor. The maximum RMS current of the input capacitor is calculated as follows. The maximum RMS current of the input capacitor is generated at about 50% duty cycle :

$$I_{RMS} = I_{OUT} * \sqrt{\frac{V_{OUT} * (V_{IN} - V_{OUT})}{(V_{IN})^2}}$$

The input capacitor plays the role of energy storage, filtering and providing transient current. In continuous mode, the input current of the converter is a set of square waves with a duty ratio of about V_{OUT}/V_{IN} . To protect against large transient voltages, low ESR (equivalent series resistance) input capacitors selected for maximum RMS current requirements must be used.

$$C_{IN} = \frac{I_{OUT_MAX} * V_{OUT}}{\Delta V_{IN} * f_{SW} * V_{IN_MIN}}$$

ΔV_{IN} is the input voltage ripple, and f_{SW} is the switching frequency; The

withstand voltage of the input capacitor should be selected according to

$1.5 * V_{IN_MAX}$; When ceramic capacitors are not used, it is recommended to connect a 0.1uF~1uF high-frequency chip ceramic capacitor in parallel with the input capacitor for high frequency decoupling.

System Application Design

CC Capacitor

VC is the internal voltage regulation bypass capacitor of the chip. The internal voltage regulation bypass capacitor needs to connect a 1uF capacitor in parallel between VC and VIN.

Output voltage design VFB

is the input terminal of the internal reference error amplifier of the chip, and the internal reference is stable at

1.25V; VFB is adjusted by detecting the output voltage through an external resistor divider network, and the output voltage calculation formula is:

$$V_{OUT} = 1.25V * (1 + \frac{R2}{R1})$$

The value range of R1 is 1K~10K; The

accuracy of the output voltage depends on the accuracy of the chip VFB, R1 and R2. Select a resistor with higher precision to obtain a higher precision output voltage. The accuracy of R1 and R2 needs to be controlled within ±1%.

Inductor selection for system application

design • The selection

of the inductance depends on the voltage difference between VIN and VOUT, the required output current and the switching frequency of the chip. The calculation formula for the minimum value of the inductance is as follows:

$$L_{\text{MIN}} = \frac{(V_{\text{IN}} - V_{\text{OUT}}) \cdot D_{\text{MIN}}}{0.3 \cdot I_{\text{OUT}} \cdot F_{\text{SW}}} \quad D = \frac{V_{\text{OUT}}}{V_{\text{IN}}}$$

• The minimum inductor saturation current is $1.5 \cdot I_{\text{OUTMAX}}$; choose an inductor with low DC resistance to obtain higher conversion efficiency.

Freewheeling

diode selection • The freewheeling

diode has current passing through when the switch tube is turned off, forming a freewheeling path; Schottky diodes need to be selected, the lower the VF value of the Schottky diode, the higher the conversion efficiency; • The rated

current value of the freewheeling diode greater than the maximum output current, the average forward current during normal operation can be calculated as follows:

$$I_{\text{DAVG}} = I_{\text{OUTMAX}} \cdot \frac{V_{\text{IN}} - V_{\text{OUT}}}{V_{\text{IN}}}$$

• The reverse withstand voltage of the freewheeling diode is greater than the maximum input voltage, it is recommended to reserve more than 30% margin.

Output Capacitor Selection

Low ESR capacitors should be selected at the output to reduce the output ripple voltage. Generally speaking, once the capacitor ESR is satisfied, the capacitor is enough to meet the demand. The ESR of any capacitor, together with its own capacity, will generate a zero point for the system. The larger the ESR value, the lower the frequency band where the zero point is located, and the zero point of the ceramic capacitor is at a higher frequency, which can usually be ignored. However, compared with electrolytic capacitors, large-capacity, high-voltage ceramic capacitors will be larger in size and higher in cost. Therefore, it is a good choice to use 0.1uF to 1uF ceramic capacitors in combination with low-ESR

electrolytic capacitors. The output voltage ripple is composed of ΔV_{OUT_C} (caused by capacitor discharge) and ΔV_{OUT_ESR} (caused by capacitor ESR), calculated as follows:

$$\Delta V_{OUT_C} = \frac{0.3 * I_{OUT}}{8 * F_{SW} * C_{OUT}} \quad \Delta V_{OUT_ESR} = 0.3 * I_{OUT} * ESR$$

$$\Delta V_{OUT} = \Delta V_{OUT_C} + \Delta V_{OUT_ESR}$$

$$\Delta V_{OUT} \leq 1.5 * V_{OUT}$$

System application design

Output capacitor selection

The output capacitor value and ESR depend on the allowable maximum output voltage ripple and the maximum offset of the output voltage when the load current changes suddenly; when the load suddenly increases, the converter needs 2 to 3 clocks cycle to react to a drop in output voltage, the output capacitor needs to supply the sudden change in load current before the converter can react. The minimum output

capacitor capacity required for proper output voltage undershoot is calculated as follows:

$$C_{OUT} \geq \frac{3 * (I_{OH} - I_{OL})}{f_{SW} * V_{US}}$$

The minimum output capacitor capacity required for proper output voltage overshoot is calculated as follows:

$$C_{OUT} \geq \frac{I_{OL}^2 - I_{OH}^2}{2 * (V_{OS} + V_{OUT}) * V_{OUT}^2} * L$$

I_{OL}: low value of load transient current;

I_{OH}: high value of load transient current;

V_{US}: output undershoot voltage;

V_{OS}: output overshoot voltage.

Precautions for PCB design: VIN,

GND, SW, VOUT+, VOUT- are high current paths, pay attention to the trace width to reduce the impact of parasitic parameters on system performance;

Chip ceramic capacitors are used in combination; FB traces are far away from inductors and Schottky and other places with switching signals, where stability is required, feedback is required, FB traces are better surrounded by ground wires; Chips, inductors, and

Schottky are the main sources of heat Devices, pay attention to the even distribution of PCB heat to avoid local temperature rise.

Design example

system input and output specifications

• Input voltage: $V_{IN}=8V\sim 30V$, typical value is 12V; • Output

voltage: $V_{OUT}=5V$; • Output current:

$I_{OUT}=3A$; • Output ripple voltage:

0.1V; • Transient Response

(1A~3A): 5%; • Chip selection XL4013;

• Switching frequency:

$f_{SW}=180KHz$. Calculate the input

capacitance:

$$I_{RMS} = I_{OUT} * \sqrt{\frac{V_{OUT} * (V_{IN} - V_{OUT})}{(V_{IN})^2}} = 3 * \sqrt{\frac{5 * (12 - 5)}{(12)^2}} = 1479mA$$

$$C_{IN} = \frac{I_{OUT_MAX} * V_{OUT}}{\Delta V_{IN} * f_{SW} * V_{IN_MIN}} = \frac{3 * 5}{0.2 * 180K * 8} = 52.08\mu F$$

$V_{CIN}=1.5*V_{INMAX}=1.5*30=45V$ select CIN

capacity 100uF, RMS current greater than 1500mA, withstand voltage greater than or equal to 45V.

Design example CC

capacitor selection: Select

the CC capacitor with a capacity of 1uF and a withstand voltage of 50V.

Calculate the voltage divider

resistance: assume R1=3.3K;

$$V_{OUT} = 1.25 * \left(1 + \frac{R2}{R1}\right) \quad R2 = \frac{(V_{OUT} - 1.25) * R1}{1.25} = \frac{(5 - 1.25) * 3.3}{1.25} = 9.9K$$

Choose R1=3.3K, R2=10K, 1% accuracy. The calculated output voltage center value is 5.038V

Choose an inductor:

$$L_{MIN} = \frac{(V_{IN} - V_{OUT}) * D_{MIN}}{0.3 * I_{OUT} * F_{SW}} = \frac{(30 - 5) * 30 * \frac{5}{0.3 * 180K}}{3 * 180K} = 25.7\mu H$$

The minimum saturation current of the inductor = 1.5*3 = 4.5A,

select the inductance of 47uH, and the saturation current of 5A.

Design example

Freewheeling diode selection:

When the diode is working, the maximum forward average current is generated at the maximum input voltage:

$$I_{DAVG} = I_{OTMAX} \cdot \frac{V_{IN} - V_{OUT}}{V_{IN}} = 30 \cdot \frac{30 - 5}{30} = 2.5A$$

Select a Schottky diode with a reverse withstand voltage of 40V and a current capability greater

than 4A. **Select output**

capacitor: Consider load transient response first

Output undershoot voltage <0.25V

$$C_{OUT} \geq \frac{3 \cdot (I_{OH} - I_{OL})}{f_{SW} \cdot V_{US}} = \frac{3 \cdot (3 - 1)}{180KHz \cdot 0.25V} = 133\mu F$$

Output overshoot voltage <0.25V

$$C_{OUT} \geq \frac{I_{OH} \cdot \Delta V_{OS}}{(V_{OUT} - V_{OS})^2 - V_{OUT}^2} \cdot L$$

$$= \frac{1.5A \cdot 0.25V}{(5 - 0.25)^2 - 5^2} \cdot 47\mu H = 146.7\mu F$$

Select the output capacitor capacity as 220uF.

Design example

to select the output

capacitor: Calculate the output ripple voltage

$$\Delta V_{OUT_C} = \frac{0.3 \cdot I_{OUT}}{F \cdot f_{SW} \cdot C_{OUT}} = \frac{0.3 \cdot 3}{8 \cdot 180K \cdot 220\mu F} = 2.84mV$$

$$\Delta V_{OUT} = \Delta V_{OUT_C} + \Delta V_{OUT_ESR} = 2.84mV + 100mV = 102.84mV$$

$$\Delta V_{OUT_ESR} = 0.3 \cdot I_{OUT} \cdot ESR = 97.16mV$$

$$ESR = \frac{\Delta V_{OUT_ESR}}{0.3 \cdot I_{OUT}} = \frac{97.16mV}{0.3 \cdot 3} = 107.96m\Omega$$

Finally calculate

withstand voltage $V_{COUT} = 1.5 \cdot V_{OUT} = 1.5 \cdot 5 = 7.5V$

Select the output capacitor with a capacity of 220uF, an ESR of less than 0.12Ω, and a withstand voltage of 10V.

Common problems and solutions $\ddot{y}Q1$.

Input positive and negative polarity reverse chip

damage solution: add an anti-reverse circuit (the circuit in the blue dotted line box on the right).

Q1: $VDS \ddot{y} 1.5 * VINMAX$

DZ: $VDZ = 10V, 500mW$

R3, R4: 20K

$\ddot{y}Q2$. Input peak voltage damage chip Solution

1: Add a transient peak voltage absorption circuit to the input (the circuit in the blue dotted line box on the right);

D2: $VD2 = 1.2 * VINMAX \ddot{y} 40V$



Solution 2: Add an overvoltage protection circuit to the input
(The circuit in the red dotted line box on the right).

Q1: $VDS \ddot{y} 1.5 * VINMAX$

DZ1: $VDZ1 = 1.2 * VINMAX, 500mW$

DZ2: $VDZ2 = 10V, 500mW$

R1, R3, R4, R5, R6: 20K; R2: 10K; Q2, Q3: $VCE \ddot{y} 1.5 * VINMAX$



Common Problems and Solutions


Q3. How to adjust the output voltage

Solution 1: Adjust the voltage divider resistor (R3 in the figure on the right);
Solution 2: Change the duty cycle of the PWM signal to adjust the output voltage (the circuit in the blue dotted line box in the figure on the right).

PWM: frequency 1KHz~10KHz;

When the high level is 5V, R3 selects 4K; when the high level is 3.3V, R3 selects 0.5K.

$$V_{OUT} = V_{FB} \cdot \frac{R1 \cdot V_{PWM} \cdot DUTY}{R1 + R3 \cdot R4} \cdot \frac{R2}{R1}$$




Common Problems and Solutions

Q4. When the output is connected to a battery or an inductive load, the input power-off chip is


damaged Solution: add an isolation circuit to the output (D2 in the right figure)

$$D2: V_{D2} \leq 1.5 \cdot V_{OUT}; I_{D2} \leq 2 \cdot I_{OUT}$$



Q5. How to implement the output short circuit

protection Solution: Add a short circuit protection circuit to the output (the circuit in the blue dotted line box on the right)



Common problems and solutions ¶Q6.

How to implement input undervoltage protection


¶Solution: Add an undervoltage protection circuit to the input.

DZ1:VDZ1=undervoltage protection

voltage; 500mW;

DZ2:VDZ2=10V, 500mW;

Q1:VDS=1.5*VINMAX,ID¶2*IINMAX; Q2:VCE=1.5*VINMAX; R4,R5:20K; R3,R6 :30K.



¶Q7. The electrical properties of the chip back iron

¶The electrical properties of the chip back iron are consistent with the third pin, which is

SW.

Common Problems and Solutions

Q8. How to turn off the output

Solution 1: Add high level to FB (upper right picture);

V1: $2.5V_{IN}$

Solution 2: Input plus MOS shutdown (the circuit in the dotted box in the lower right figure).

V2: $V2 \approx 0.6V$ turns off the output, $V2 \approx 1.4V$ turns on Q1 and



restores the output; Q1:

$V_{DS} \approx 1.5 \cdot V_{INMAX}$; DZ1:

$V_{DZ1} = 10V$,

500mW;

R1, R2, R4: 20K; R3: 30K; Q2: $V_{CE} \approx 1.5 \cdot V_{INMAX}$.



Common Problems and Solutions

Q9. There is a large difference between the output voltage

and the set value

- Confirm whether the voltage divider resistors R1 and R2 are

- soldered or missing;
- Whether the input capacitor is placed close to the VIN

- and GND of the chip;
- Whether the PCB trace width of the large

- current path is sufficient;
- Whether the inductor is a power inductor, whether the inductance and

- current capacity are sufficient;
- Whether the freewheeling diode is Schottky.

Q10. Low conversion

efficiency

- Test error: use a multimeter to test the input voltage, input current, output voltage, and output current to calculate the conversion efficiency, and the data displayed by the power supply and

- load cannot be used, and the error is large;
- PCB wiring: ensure large The trace width of the current path can reduce the influence of parasitic parameters on

- system performance. The input capacitor should be placed close to the VIN and GND of the chip ; Schottky, the power inductor with small core loss and sufficient saturation current capability. Generally , the inductance of the ring sendust core is about 5% higher than the inductance efficiency of the yellow and white ring iron powder core