

CS 4900

Project: Blacktop

TPS Report

12/09/2019

Team:	Skyler Sheler	skyler.j.sheler@wmich.edu	(616) 438-3527
	Erron Johnson	erron.d.johnson@wmich.edu	(269) 547-8933
	Allin Kahrl	f.allin.kahrl@wmich.edu	(207) 522-4859
	Tyler Henniges	tyler.m.henniges@wmich.edu	(269) 330-4229
Client:	WMU Computer Club	colin.c.maccreeery@wmich.edu	(269) 276-3106
Contact:	Colin MacCreery	colin.c.maccreeery@wmich.edu	(269) 276-3106
Project Lead	Allin Kahrl	f.allin.kahrl@wmich.edu	(207) 522-4859

Task	Who will complete	Time	Risk 1-10	% complete	Actual time	review
T1	SS	1 hour	1	100%	1 hour	AK TH EJ
T2	SS AK TH EJ	5 hours	3	65%	TBD	TBD
T3	SS AK TH EJ	10 hours	3	70%	TBD	TBD
T4	SS AK TH EJ	10 hours	6	50%	TBD	TBD
T5	SS AK TH EJ	10 hours	5	50%	TBD	TBD
T6	AK TH	5 hours	1	75%	TBD	TBD

T1: Write the requested deliverables for the week

Write the TPS Report and Stories for the week

T2: Test the board to see if it can handle all of the peripherals being turned on at once

The maximum current load of the board must be determined, and if turning on all peripherals exceeds that load a failsafe must be developed to prevent the board from breaking.

T3: Finish breadboarding a prototype board.

The components will have to be socketed into a breadboard and tested for full functionality. This is currently the largest portion of the project to overcome and time specifications will have to be further analyzed.

T4: Develop drivers using SPI to interface with the on-board EEPROM

Drivers must be developed using a serial peripheral interface to transfer data from the main board to the on-board EEPROM

T5: Develop the CAD files for the production circuit board

The circuit board must be designed via KiCAD before a prototype board can be ordered

T6: Develop a testing plan for the project.

A testing plan for accessibility, user, unit, and system testing must be developed to confirm the projects completeness.