

# AN5050 Application note

Getting started with Octo-SPI, Hexadeca-SPI, and XSPI interfaces on STM32 MCUs

#### Introduction

The growing demand for richer graphics, wider range of multimedia and other data-intensive content, drives embedded designers to enable more sophisticated features in embedded applications. These sophisticated features require higher data throughputs and extra demands on the often limited MCU on-chip memory.

External parallel memories have been widely used so far to provide higher data throughput and to extend the MCU on-chip memory, solving the memory size and the performance limitation. However, this action compromises the pin count and implies a need of more complex designs and higher cost.

To meet these requirements, STMicroelectronics offers several MCU products in the market with the new integrated high-throughput Octo/Hexadeca/XSPI interface (see the table below).

The Octo/Hexadeca/XSPI interface enables the connection of the external compact-footprint Octo-SPI/16-bit and the HyperBus™/regular protocol high-speed volatile and non-volatile memories available today in the market. Thanks to its low-pin count, the Octo/Hexadeca/XSPI interface allows easier PCB designs and lower costs. Its high throughput allows in-place code execution (XIP) and data storage.

Thanks to the memory-mapped mode, the external memory can be accessed as if it was an internal memory allowing the system masters (such as DMA, LTDC, DMA2D, GFXMMU, SDMMC or GPU2D) to access autonomously even in low-power mode when the CPU is stopped, which is ideal for mobile and wearable applications

This application note describes the OCTOSPI, HSPI, and XSPI peripherals in STM32 MCUs and explains how to configure them in order to write and read external Octo-SPI/16-bit, HyperBus™ and regular protocol memories. This document describes some typical use cases to use the Octo/Hexadeca/XSPI interface and provides some practical examples on how to configure the OCTOSPI/HSPI/XSPI peripheral depending on the targeted memory type.

Note:

The XSPI interface can be configured as: SPI for 1 line data transmission, Dual-SPI mode for 2-line data transmission, Quad-SPI for 4-line data transmission, Octo-SPI for 8-line data transmission, and Hexadeca-SPI for 16-line data transmission.

Table 1. Applicable products

Туре	Series or lines						
Microcontrollers	STM32L4+ series, STM32L5 series, STM32U5 series, STM32H7A3/7B3, STM32H7B0 value line STM32H723/733, STM32H725/735, STM32H730 value line STM32H562/563, STM32H573, STM32H523/533 lines STM32H7R7/7S7, STM32H7R3/7S3 lines, STM32N6 series, STM32U3 series						

February 2025 AN5050 Rev 12 1/102

#### **Related documents**

Available from STMicroelectronics web site www.st.com:

- Reference manuals and datasheets for STM32 devices
- Application note Quad-SPI interface on STM32 microcontrollers (AN4760)

AN5050 Contents

## **Contents**

1	Gen	eral info	ormation	7
2			f the OCTOSPI, HSPI, and XSPI in	8
	2.1		SPI, HSPI, and XSPI main features	
	2.2		SPI, HSPI, and XSPI in a smart architecture	
		2.2.1	STM32L4+ series system architecture as an OCTOSPI interface example	
		2.2.2	STM32U5 series system architecture as an HSPI example	12
		2.2.3	STM32H7Rx/Sx system architecture as an XSPI example	14
3	Octo	)/Hexad	eca/XSPI interface description	16
	3.1	ОСТО	SPI, HSPI, and XSPI hardware interfaces	16
		3.1.1	OCTOSPI pins and signal interface	16
		3.1.2	HSPI pins and signal interface	17
		3.1.3	XSPI pins and signal interface	17
	3.2	Two lo	w-level protocols	17
		3.2.1	Regular-command protocol	17
		3.2.2	HyperBus protocol	19
	3.3	Three	operating modes	20
		3.3.1	Indirect mode	20
		3.3.2	Automatic status-polling mode	20
		3.3.3	Memory-mapped mode	21
4	ОСТ	OSPI aı	nd XSPI I/O managers	23
5	ОСТ	OSPI, H	ISPI, and XSPI configuration	28
	5.1	ОСТО	SPI, HSPI, and XSPI common configuration	28
		5.1.1	GPIO, OCTOSPI/HSPI, and XSPI I/O configuration	28
		5.1.2	Interrupt and clock configuration	31
	5.2	ОСТО	SPI/HSPI/XSPI configuration for Regular-command protocol .	33
	5.3	осто	SPI, HSPI, and XSPI configuration for HyperBus protocol	34
	5.4	Memo	ry configuration	34
	-	5.4.1	Memory device configuration	



		5.4.2	HyperBus memory device configuration	35
•	007	OCDI ama		
6			I HSPI/XSPI interface calibration process	
	6.1		d for calibration	
	6.2	Delay-bl	ock calibration process	37
	6.3	PHY cal	ibration process	40
7	ОСТ	OSPI app	olication examples	. 42
	7.1	Impleme	entation examples	42
		7.1.1	Using OCTOSPI in a graphical application	42
		7.1.2	Executing from external memory: extend internal memory size	43
	7.2	octos	PI configuration with STM32CubeMX	44
		7.2.1	Hardware description	44
		7.2.2	Use case description	46
		7.2.3	OCTOSPI GPIOs and clocks configuration	47
		7.2.4	OCTOSPI configuration and parameter settings	53
		7.2.5	STM32CubeMX: Project generation	55
8	XSP	l applicat	ion example configuration with STM32CubeMX	83
	8.1	Hardwai	e description	83
	8.2	Use cas	e description	84
	8.3		PIOs and clocks configuration	
	8.4		CubeMX: Project generation	
9	Perf	ormance	and power	94
			get the best read performance	
	9.2		ing power consumption	
	9.2	9.2.1	STM32 low-power modes	
		9.2.1	Decreasing Octo-SPI, Hexadeca-SPI, and XSPI memory power	
			consumption	95
10	Sup	ported de	evices	. 96
11	Con	clusion .		. 96
12	Revi	sion hist	ory	97

AN5050 List of tables

## List of tables

Table 1.	Applicable products	. 1
Table 2.	OCTOSPI main features	. 8
Table 3.	HSPI main features	. 9
Table 4.	XSPI main features	. 9
Table 5.	Instances on STM32U5 series devices	12
Table 6.	STM32CubeMX - Memory connection port	47
Table 7.	STM32CubeMX - Configuration of OCTOSPI signals and mode	48
Table 8.	STM32CubeMX - Configuration of OCTOSPI parameters	53
Table 9.	Document revision history	97



List of figures AN5050

## **List of figures**

Figure 1.	STM32L4+ series system architecture	. 11
Figure 2.	STM32U5 system architecture	. 13
Figure 3.	STM32H7Rx/7Sx system architecture	
Figure 4.	Regular-command protocol: octal DTR read operation example in Macronix mode	. 18
Figure 5.	HyperBus protocol: example of reading operation from HyperRAM	
Figure 6.	Example of connecting an Octo-SPI flash memory and	
-	an HyperRAM memory to an STM32 device	. 23
Figure 7.	OCTOSPI I/O manager Multiplexed mode	. 24
Figure 8.	XSPI I/O manger Multiplexed mode to Port 1 when XSPI1 and XSPI2 are available	. 25
Figure 9.	XSPI I/O manger Multiplexed mode to Port 1 when XSPI1, XSPI2,	
J	and XSPI3 are available	. 26
Figure 10.	XSPI I/O manager Swapped mode	
Figure 11.	XSPI I/O manager Swapped mode for STM32N6xx	. 27
Figure 12.	Connecting two memories to an Octo-SPI interface	. 29
Figure 13.	OCTOSPI I/O manager configuration	. 30
Figure 14.	XSPI I/O manager configuration for two XSPI interfaces	. 30
Figure 15.	OCTOSPI1 and OCTOSPI2 clock scheme	
Figure 16.	HSPI clock scheme	. 32
Figure 17.	XSPI1, XSPI2, and XSPI3 clock scheme	. 33
Figure 18.	Edge-aligned DQS and data	. 36
Figure 19.	OCTOSPI/XSPI and the delay block (DLYB)	. 37
Figure 20.	Delay block diagram	. 38
Figure 21.	Delay line tuning	. 39
Figure 22.	Auto-calibration procedure	
Figure 23.	OCTOSPI graphic application use case	. 43
Figure 24.	Executing code from memory connected to OCTOSPI2	. 44
Figure 25.	Octo-SPI flash memory and PSRAM connection on STM32L4P5G-DK	. 45
Figure 26.	STM32CubeMX - Octo-SPI mode window for OCTOSPI1 or OCTOSPI2	
Figure 27.	STM32CubeMX - Setting PE13 pin to OCTOSPIM_P1_IO1 AF	. 49
Figure 28.	STM32CubeMX - GPIOs setting window	. 50
Figure 29.	STM32CubeMX - Setting GPIOs to very-high speed	. 50
Figure 30.	STM32CubeMX - Enabling OCTOSPI global interrupt	. 51
Figure 31.	STM32CubeMX - System clock configuration	
Figure 32.	STM32CubeMX - OCTOSPI1 and OCTOSPI2 clock source configuration	
Figure 33.	STM32CubeMX - OCTOSPI configuration window	. 53
Figure 34.	STM32CubeMX - DMA1 configuration	. 77
Figure 35.	AP Memory PSRAM connection on STM32H7S78-DK	
Figure 36.	STM32CubeMX - Configuration of XSPI signals and mode	
Figure 37.	STM32CubeMX - Setting GPIOs to very-high speed	
Figure 38.	STM32CubeMX - System clock configuration	
Figure 39.	STM32CubeMX - XSPI1 clock source configuration	
Figure 40.	STM32CubeMX - Configuration of XSPI1 parameters	. 86



AN5050 General information

## 1 General information

This application note provides an overview of the OCTOSPI, HSPI, and XSPI peripheral availability across the STM32 MCUs listed in Table~1,  $Arm^{\&(a)}$  Cortex $^{\&}$  core-based devices.



AN5050 Rev 12 7/102

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

## 2 Overview of the OCTOSPI, HSPI, and XSPI in STM32 MCUs


This section provides a general preview of the availability of OCTOSPI, HSPI, and XSPI features across various STM32 devices, and offers an easy-to-understand explanation of their integration into the STM32 MCUs.

### 2.1 OCTOSPI, HSPI, and XSPI main features

The table below summarizes the OCTOSPI main features.

Table 2. OCTOSPI main features

Feature			×		XX	ŏ		STM32U5 series			ies			
		STM32L4R/Sxxx	STM32L4P5/Q5xx	STM32L5 series	STM32H562xx/ 563/573xx/523/533xx	STM32H7A3/7B3xx STM32H7B0xx	STM32H72xxx/ 73xxx <sup>(1)</sup>	STM32U535/545xx	STM32U575/585xx	STM32U59xxx/ 5Axxx	STM32U5Fxxx/ 5Gxxx	STM32U3 series		
Number of	instances		2	1	1	2	2	1		2		1		
	Regular- command SDR mode	86	92	90	150	14	10	100		100		100		96
Max OCTOSPI speed (MHz) <sup>(2)</sup>	Regular- command DTR mode with DQS HyperBus protocol with single-ended clock (3.3 V)	64 (3)	90	76	125	120 <sup>(4)</sup>	100		100		48			
	HyperBus protocol with differential clock (1.8 V)	N/A	66	58	125	120 <sup>(4)</sup>	100 <sup>(4)</sup>	93			48			
OCTOSPI arbiter	I/O manager	A۱	vailable	N/A Available		N/A Available		ole	N/A					
Multiplexed	Multiplexed mode		Available	1			N/A							
Dedicated OTFDEC support (on-the-fly decryption engine)			N/A	Ava		Available <sup>(5)</sup>				N/A				
Memory- mapped mode	Max bus frequency access (MHz)	(32	120 -bit AHB bus)	110 (32-bit AHB bus)	250 (32-bit AHB bus)	280 (64-bit AXI bus)	275 (64-bit AXI bus)		(3	160 2-bit 3 bus)		96 (32-bit AHB bus)		
mode	Max addressable space (Mbytes)					256								



Feature		×				×		STM32U5 series				40
		STM32L4R/Sxxx	STM32L4P5/Q5xx	STM32L5 series	STM32H562xx/ 563/573xx/523/533xx	STM32H7A3/7B3xx STM32H7B0xx	STM32H72xxx/ 73xxx <sup>(1)</sup>	STM32U535/545xx	STM32U575/585xx	STM32U59xxx/ 5Axxx	STM32U5Fxxx/ 5Gxxx	STM32U3 series
Indirect mode	(1011 12)		110 (32-bit AHB bus)	250 (32-bit AHB bus)	280 (32-bit AHB bus)	275 (32-bit AHB bus)		(3	160 2-bit 3 bus)		96 (32-bit AHB bus)	
	Max addressable space (Gbytes)					4						

Table 2. OCTOSPI main features (continued)

- 1. Devices belonging to STM32H723/733, STM32H725/735 and STM32H730 Value line.
- 2. For the maximum frequency reached, refer to each product datasheet.
- 3. PSRAM memories are not supported.
- 4. Using PC2, PI11, PF0 or PF1 I/O in the data bus adds 3.5 ns to this timing value. For more details, refer to the specific product datasheet.
- 5. OTFDEC not supported on STM32H7A3, STM32H72x, STM32H56x, and STM32U575 devices.

The HSPI and XSPI main features are summarized in Table 3 and Table 4.

Table 3. HSPI main features

Featu	STM32U59xxx/5Axxx STM32U5Fxxx/5Gxxx			
Number of i	1			
OCTOSPI I/O m	N/A			
Multiplexe	N/A			
Dedicated OTFDEC support (c	N/A			
Memory-mapped mode	Max bus frequency access	160 (22 bit AUP bus)		
Indirect mode	(MHz)	160 (32-bit AHB bus)		

Table 4. XSPI main features

Featur	re	STM32H7Rx/7Sx	STM32N6		
Number of in	2	3			
XSPI I/O mana	Available	Available			
Multiplexed	Available	Available			
Dedicated MCI	Dedicated MCE support				
Memory-mapped mode	Dedicated bus access	AXI	AXI		
Indirect n	node	AXI	AAI		



AN5050 Rev 12 9/102

#### 2.2 OCTOSPI, HSPI, and XSPI in a smart architecture

The OCTOSPI is an AHB/AXI slave mapped on a dedicated AHB/AXI layer. The HSPI is an AHB slave mapped on a dedicated AHB layer. The XSPI is a slave AXI mapped on a dedicated layer. This type of mapping allows the OCTOSPI, HSPI, and XSPI to be accessible as if it was an internal memory thanks to Memory-mapped mode.

In addition, the OCTOSPI, HSPI, and XSPI peripherals are integrated in a smart architecture that enables the following:

- All masters can access autonomously to the external memory in Memory-mapped mode, without any CPU intervention.
- Masters can read/write data from/to memory in Sleep mode when the CPU is stopped.
- The CPU, as a master, can access the OCTOSPI, HSPI, and XSPI and then execute
  code from the memory, with support of wrap operation, to enable "critical word first"
  access and hence improve performance in case of cache line refill.
- The DMA can do transfers to/from the OCTOSPI, HSPI, and XSPI to/from other internal or external memories.
- The graphical DMA2D can directly build framebuffer using graphic primitives from the connected Octo-SPI/16-bit flash or HyperFlash™ memory.
- The DMA2D can directly build framebuffer in Octo-SPI/16-bit SRAM, HyperFlash™, or HyperRAM™ memory.
- The GFXMMU as a master can autonomously access the OCTOSPI/HSPI/XSPI.
- The LTDC can fetch framebuffer directly from the memory that is connected to the OCTOSPI/HSPI/XSPI.
- The SDMMC master interface can transfer data between the OCTOSPI/HSPI/XSPI and SD/MMC/SDIO cards without any CPU intervention.
- The GPU2D master interface can load/store data from/to the HSPI/XSPI memory.

## 2.2.1 STM32L4+ series system architecture as an OCTOSPI interface example

The STM32L4+ series system architecture consists mainly of a 32-bit multilayer AHB bus matrix that interconnects multiple masters and multiple slaves.

These devices integrate the OCTOSPI peripherals as described below:

- two OCTOSPI slaves (OCTOSPI1 and OCTOSPI2): each of them is mapped on a dedicated AHB layer.
- OCTOSPI slaves are completely independent from each other. Each OCTOSPI slave can be configured independently.
- Each OCTOSPI slave is independently accessible by all the masters on the AHB bus matrix.
- When the MCU is in Sleep or Low-power sleep mode, the connected memories are still accessible by the masters.
- In Memory-mapped mode:
  - OCTOSPI1 addressable space is from 0x9000 0000 to 0x9FFF FFFF.
  - OCTOSPI2 addressable space is from 0x7000 0000 to 0x7FFF FFFF.
- In a graphical application, the LTDC can autonomously fetch pixels data from the connected memory.



 The external memory connected to OCTOSPI1 or OCTOSPI2 can be accessed (for code execution or data) by the Cortex-M4 either through S-Bus, or through I-bus and D-bus when physical remap is enabled.

For main feature differences between OCTOSPIs in STM32L4+ series devices, refer to *Table 2*.

The figure below shows the OCTOSPI1 and OCTOSPI2 slaves interconnection in the STM32L4+ series system architecture.

32-bit AHB bus GFXMMU<sup>(3)</sup> Cortex-M4 DMA2D LCD-TFT SDMMC1 DMA1 DMA2 Masters having access to OCTOSPI SDMMC2(4) with FPU Bus mutliplexer • OCTOSPI access (1) When remapped (2) PSRAMs are not supported in STM32L4R/Sxxx D-Bus (3) Available in STM32L4R/Sxxx products (4) Available in STM32L4P5xx/Q5xx products **ICode** memory DCode SRAM1 SRAM2 SRAM3 GFXMMU<sup>(3)</sup> AHB1 peripheral AHB2 peripheral **FMC** OCTOSPI I/O manager Octo-SPI or HyperBus memories<sup>(2)</sup> BusMatrix-S MSv64005V3

Figure 1. STM32L4+ series system architecture

4

AN5050 Rev 12 11/102

#### 2.2.2 STM32U5 series system architecture as an HSPI example

The STM32U5 series system architecture consists mainly of a 32-bit multilayer AHB bus matrix that interconnects multiple masters and multiple slaves.

These devices integrate the OCTOSPI/HSPI peripherals as described below:

- The two OCTOSPI slave (OCTOSPI1/2) and HSPI slave are mapped on a dedicated AHB layer and accessible independently by all the masters connected to the AHB bus matrix<sup>(a)</sup>.
- When the MCU is in Sleep or Low-power sleep mode, the connected memories are still accessible by the masters.
- In Memory-mapped mode:
  - OCTOSPI1 addressable space is from 0x9000 0000 to 0x9FFF FFFF.
  - OCTOSPI2 addressable space is from 0x7000 0000 to 0x7FFF FFFF<sup>(b)</sup>.
  - HSPI addressable space is from 0xA000 0000 to 0xAFFF FFFF.
- The CPU can benefit from the ICACHE for code execution when accessing the OCTOSPI1/2 or HSPI by remap. Thanks to the ICACHE, the CoreMark<sup>®</sup> execution from the external memory can reach a highly close score to the internal flash memory.
- The CPU can also benefit from the DCACHE1 and the GPU from DCACHE2 for data transactions when accessing the OCTOSPI1/2 or HSPI.
- The CPU can profit as well from the GPU2D master interface for data load through the OCTOSPI1/2 or HSPI.

For main feature differences between OCTOSPIs in STM32U5 series devices, refer to *Table 5*.

Devices	OCTOSPI1	OCTOSPI2	OCTOSPIM	HSPI1
STM32U535/545	Х	-	-	-
STM32U575/585	Х	Х	Х	-
STM32U59x/5Ax	Х	Х	Х	Х
STM32U5Fx/5Gx	Х	X	X	Х

Table 5. Instances on STM32U5 series devices

47/

a. Only one OCTOSPI instance for STM32U535/545

b. For STM32U575/585, STM32U59x/5Ax, STM32U5Fx/5Gx

The figure below shows the OCTOSPI and HSPI slaves interconnection in the STM32U5 series system architecture.




Figure 2. STM32U5 system architecture



AN5050 Rev 12 13/102

#### 2.2.3 STM32H7Rx/Sx system architecture as an XSPI example

The STM32H7Rx/Sx series system architecture consists of a 64-bit AXI and 32-bit multilayer AHB bus matrix and bus bridges that allow interconnecting bus masters with bus slaves, interconnecting 19 masters and 20 slaves.

These devices integrate two slaves (XSPI1 and XSPI2), with the following characteristics.

The system of these devices integrates the XSPI peripheral as described below:

- XSPI slaves are completely independent from each other. Each XSPI slave can be configured independently.
- Each XSPI slave is independently accessible by all the masters on the AXI bus matrix or AHB bus matrix and AXI bus matrix.
- In memory mapped mode:
  - XSPI1 addressable space is from 0x9000 0000 to 0x9FFF FFFF
  - XSPI2 addressable space is from 0x7000 0000 to 0x7FFF FFFF
- In a graphical application, the LTDC can autonomously fetch pixels data from the connected memory.

The figure below shows the XSPI slaves interconnection in the STM32H7Rx/7Sx system architecture.




Figure 3. STM32H7Rx/7Sx system architecture



## 3 Octo/Hexadeca/XSPI interface description

The Octo-SPI is a serial interface that allows communication on eight data lines between a host (STM32) and an external slave device (memory). The Hexadeca-SPI is a serial interface that allows communication on 16 data lines between a host (STM32) and an external slave device (memory). The XSPI is a serial interface that allows communication 16 data lines between a host (STM32) and an external slave device (memory).

This interface is integrated on the STM32 MCU to fit memory-hungry applications without compromising performances, to simplify PCB (printed circuit board) designs and to reduce costs.

#### 3.1 OCTOSPI, HSPI, and XSPI hardware interfaces

The OCTOSPI provides a flexible hardware interface, that enables the support of multiple hardware configurations: Single-SPI (legacy SPI), Dual-SPI, Quad-SPI, Dual-quad-SPI and Octo-SPI. The HSPI and XSPI integrate all protocols supported by the OCTOSPI and it provides new ones: the Dual-octal and the 16-bit modes. The XSPI integrates all protocols supported by:

- The OCTOSPI when the XSPI has only 8 data lines
- The HSPI when the XSPI has 16 data lines

They also support the HyperBus protocol with single-ended clock (3.3 V signals) or differential clock (1.8 V signals). The flexibility of the Octo/Hexadeca/XSPI hardware interface permits the connection of most serial memories available in the market.

#### 3.1.1 OCTOSPI pins and signal interface

The Octo-SPI interface primarily uses the following lines:

- OCTOSPI NCS line for chip select
- OCTOSPI CLK line for clock
- OCTOSPI NCLK to support 1.8 V HyperBus protocol
- OCTOSPI DQS line for data strobe/write mask signals to/from the memory
- OCTOSPI\_IO[0...7] lines for data

For products that incorporate the OCTOSPIM, the Octo-SPI interface uses the following lines:

- OCTOSPIM\_Px\_NCS1/2 line for chip select
- OCTOSPIM Px CLK line for clock
- OCTOSPIM\_Px\_NCLK to support 1.8 V HyperBus protocol
- OCTOSPIM\_Px\_DQS0/1 line for data strobe/write mask signals to/from the memory
- OCTOSPIM Px IO[0...7] lines for data

(where x = 1 to 2).

Note: The Hv

The HyperBus differential clock (1.8 V) is not supported with the STM32L4Rxxx and STM32L4Sxxx products.

Figure 6 shows the Octo-SPI interface signals.

#### 3.1.2 HSPI pins and signal interface

The HSPI interface uses the following lines:

- HSPI\_NCS line for chip select
- HSPI CLK line for clock
- HSPI\_NCLK to support 1.8 V HyperBus protocol
- HSPI DQS0/1 line for data strobe/write mask signal to/from the memory
- HSPI\_IO[0...15] lines for data

#### 3.1.3 XSPI pins and signal interface

The XSPI interface primarily uses the following lines:

- XSPI NCS1/2 line for chip select
- XSPI CLK line for clock
- XSPI NCLK to support 1.8 V HyperBus protocol
- XSPI\_DQS0/1 line for data strobe/write mask signals to/from the memory
- XSPI IO[0...15] lines for data

The XSPI interface uses the following lines for Port1:

- XSPIM\_P1\_NCS1/2 line for chip select
- XSPIM\_P1\_CLK line for clock
- XSPIM\_P1\_NCLK to support 1.8 V HyperBus protocol
- XSPIM\_P1\_DQS0/1 line for data strobe/write mask signals to/from the memory
- XSPIM P1 IO[0...15] lines for data

The XSPI interface uses the following lines for Port2:

- XSPIM\_P2\_NCS1/2 line for chip select
- XSPIM P2 CLK line for clock
- XSPIM\_P2\_NCLK to support 1.8 V HyperBus protocol
- XSPIM\_P2\_DQS0 line for data strobe/write mask signals to/from the memory
- XSPIM P2 IO[0...7] lines for data

### 3.2 Two low-level protocols

The Octo/Hexadeca/XSPI interface can operate in two different low-level protocols: Regular-command and HyperBus. Each protocol supports three operating modes:

- Indirect mode
- Memory-mapped mode

The Regular-command supports the Automatic status-polling operating mode.

### 3.2.1 Regular-command protocol

The Regular-command protocol is the classical frame format where the OCTOSPI, HSPI, and XSPI communicate with the external memory device by using commands where each command can include up to five phases. The external memory device can be a Single-SPI, Dual-SPI, Quad-SPI, Dual-quad-SPI, Octo-SPI, dual-octal, or 16-bit memory.



AN5050 Rev 12 17/102

#### Flexible-frame format and hardware interface

The Octo/Hexadeca/XSPI interface provides a fully programmable frame composed of five phases. Each phase is fully configurable, allowing the phase to be configured separately in terms of length and number of lines.

The five phases are the following:

- **Instruction phase**: can be set to send a 1-, 2-, 3-, or 4-byte instruction (SDR or DTR). This phase can send instructions using the Single-SPI, Dual-SPI, Quad-SPI, Octo-SPI, or 16-bit SPI mode
- Address phase: can be set to send a 1-, 2-, 3-, or 4-byte address. This phase can send addresses using the Single-SPI, Dual-SPI, Quad-SPI, Octo-SPI, or 16-bit SPI mode
- Alternate-bytes phase: can be set to send a 1-, 2-, 3-, or 4-alternate bytes. This phase can send alternate bytes using the Single-SPI, Dual-SPI, Quad-SPI, Octo-SPI, or 16-bit SPI mode.
- **Dummy-cycles phase**: can be set to 0 to up to 31 cycles.
- Data phase: for Indirect or Automatic status-polling mode, the number of bytes to be sent/received is specified in the OCTOSPI\_DLR / HSPI\_DLR / XSPI\_DLR register. For Memory-mapped mode the bytes are sent/received following any AHB/AXI data interface. This phase can send/receive data using the Single-SPI, Dual-SPI, Quad-SPI, Octo-SPI, or 16-bit mode<sup>(a)</sup>.


Any of these phases can be configured to be skipped.

*Figure 4* illustrates an example of an octal DTR read operation, showing instruction, address, dummy and data phases.

#### Data strobe (DQS) usage

The DQS signal can be used for data strobing during the read transactions when the device is toggling the DQS aligned with the data.

Figure 4. Regular-command protocol: octal DTR read operation example in Macronix mode



**\\_\_\_\_** 

18/102

a. Only the HSPI/XSPI can be supported by the 16-bit mode.

#### 3.2.2 HyperBus protocol

The OCTOSPI/HSPI/XSPI support the HyperBus protocol that enables the communication with HyperRAM and HyperFlash memories.

The HyperBus has a double-data rate (DTR) interface where two data-bytes per clock cycle are transferred over the DQ input/output (I/O) signals for OCTOSPI/HSPI and over the IO input/output (I/O) signals for XSPI interface, leading to high read and write throughputs.

Note: For additional information on HyperBus interface operation, refer to the HyperBus specification protocol.

The HyperBus frame is composed of two phases:

- **Command/address phase**: the OCTOSPI/HSPI/XSPI sends 48 bits (CA[47:0]) over IO[7:0] to specify the operations to be performed with the external device.
- Data phase: the OCTOSPI performs data transactions from/to the memory in Octal-SPI mode. The HSPI can transfer data in Octal-SPI or 16-bit mode. The XSPI can transfer data in Octal-SPI mode when the XSPI allows communication on only 8 data lines and can transfer data in 16-bit mode when the XSPI allows communication on 16 data lines.

During the command/address (CA) phase, the read-write data strobe (named RWDS or DQS) is used by the HyperRAM memory to indicate if an additional initial access latency has to be inserted or not. If RWDS/DQS was low during the CA period, only one latency count is inserted ( $t_{ACC}$  initial access). If RWDS/DQS was high during the CA period, an additional latency count is inserted ( $2^*t_{ACC}$ ).

The initial latency count ( $t_{ACC}$ ) represents the number of clock cycles without data transfer used to satisfy any initial latency requirements before data is transferred. The initial latency count required for a particular clock frequency is device dependent, it is defined in the memory device configuration register.

Note: For HyperFlash memories, the RWDS/DQS is only used as a read data strobe.

The RWDS from memory corresponds to DQS for the OCTOSPI/HSPI interface from the STM32 MCU.

AN5050 Rev 12 19/102

MSv43492V1

Figure 5. HyperBus protocol: example of reading operation from HyperRAM NCS =Read write recovery = Initial acces  $t_{\text{ACC}} \\$ CK High = 2x Latency count **RWDS** Low = 1x Latency count /DQS0 RWDS/DQS0 and data Latency count are edge aligned. DQ[7:0] 31:24 23:16 /IO[7:0] Command-Address Memory drives DQ[7:0] /IO[7:0] and RWDS/DQS0 Host drives DQ[7:0]/IO[7:0] and memory drives RWDS/DQS0.

The figure below illustrates an example of an HyperBus read operation.

Depending on the application needs, the OCTOSPI/HSPI/XSPI peripheral can be configured to operate in the following HyperBus modes:

- HyperBus memory mode: the protocol follows the HyperBus specification, allowing read/write access from/to the HyperBus memory.
- HyperBus register mode: must be used to access to the memory register space, that is useful for memory configuration.

## 3.3 Three operating modes

Whatever the used low-level protocol, the OCTOSPI/HSPI/XSPI can operate in the indirect mode and in the memory-mapped mode. When using the Regular-command protocol, the OCTOSPI/HSPI/XSPI can operate in the Automatic status-polling mode. The three operating modes are detailed below.

#### 3.3.1 Indirect mode

The Indirect mode is used in the following cases (whatever the HyperBus or Regular-command protocol):

- read/write/erase operations
- if there is no need for AHB or AXI masters to access autonomously the OCTOSPI/HSPI/XSPI peripheral (available in Memory-mapped mode)
- for all the operations to be performed through the OCTOSPI/HSPI/XSPI data register, using CPU or DMA
- to configure the external memory device

#### 3.3.2 Automatic status-polling mode

The Automatic status-polling mode allows an automatic polling fully managed by hardware on the memory status register. This feature avoids the software overhead and the need to perform software polling. An interrupt can be generated in case of match.



The Automatic status-polling mode is mainly used in the below cases:

- to check if the application has successfully configured the memory: after a write register operation, the OCTOSPI/HSPI/XSPI periodically reads the memory register and checks if bits are properly set. An interrupt can be generated when the check is ok.
  - Example: this mode is commonly used to check if the write enable latch bit (WEL) is set. Once the WEL bit is set, the status match flag is set and an interrupt can be generated (if the status-match interrupt-enable bit (SMIE) is set)
- to autonomously poll for the end of an ongoing memory operation: the OCTOSPI/HSPI/XSPI polls the status register inside the memory while the CPU continues the execution. An interrupt can be generated when the memory operation is finished.
  - Example: this mode is commonly used to wait for an ongoing memory operation (programming/erasing). The OCTOSPI/HSPI/XSPI in Automatic status-polling mode reads continuously the memory status register and checks the write-in progress bit (WIP). As soon as the operation ends, the status-match flag is set and an interrupt can be generated (if SMIE is set).

#### 3.3.3 Memory-mapped mode

The Memory-mapped mode is used in the cases below:

- read and write operations
- to use the external memory device exactly like an internal memory (so that any AHB/AXI master can access it autonomously)
- for code execution from an external memory device

In Memory-mapped mode, the external memory is seen by the system as if it was an internal memory. This mode allows all AHB/AXI masters to access an external memory device as if it was an internal memory. The CPU can execute code from the external memory as well.

When the Memory-mapped mode is used for reading, a prefetching mechanism, fully managed by the hardware, enables the optimization of the read and the execution performances from the external memory.

Each OCTOSPI/ HSPI/XSPI peripheral is able to manage up to 256 Mbytes of memory space:

- OCTOSPI1 addressable space: from 0x9000 0000 to 0x9FFF FFFF
- OCTOSPI2 addressable space: from 0x7000 0000 to 0x7FFF FFFF
- HSPI addressable space: from 0xA000 0000 to 0xAFFF FFFF
- XSPI1 addressable space: from 0x9000 0000 to 0x9FFF FFFF
- XSPI2 addressable space: from 0x7000 0000 to 0x7FFF FFFF
- XSPI3 addressable space: from 0x8000 0000 to 0x8FFF FFFF

Note:

For the HSPI memory-mapped region, it is required to configure the MPU in order to support the XIP.



AN5050 Rev 12 21/102

#### Starting memory-mapped read or write operation

A memory-mapped operation is started as soon as there is an AHB/AXI master read or write request to an address in the range defined by DEVSIZE.

If there is an on-going memory-mapped read (respectively write) operation, the application can start a write operation as soon as the on-going read (respectively write) operation is terminated.

Note:

Reading the OCTOSPI\_DR/HSPI\_DR/XSPI\_DR data register in Memory-mapped mode has no meaning and returns 0. The data length register

OCTOSPI\_DLR/HSPI\_DR/XSPI\_DR has no meaning in Memory-mapped mode.

#### **Execute in place (XIP)**

The OCTOSPI /HSPI/XSPI supports the execution in place (XIP) thanks to its integrated prefetch buffer. The XIP is used to execute the code directly from the external memory device. The OCTOSPI /HSPI/XSPI loads data from the next address in advance. If the subsequent access is indeed made at a next address, the access is completed faster since the value is already prefetched.

#### Send instruction only once (SIOO)

The SIOO feature is used to reduce the command overhead and boost non-sequential reading performances (like execution). When SIOO is enabled, the command is sent only once, when starting the reading operation. For the next accesses, only the address is sent.

Note:

Refer to the reference manual to confirm the availability of this feature for the selected product.



## 4 OCTOSPI and XSPI I/O managers

The OCTOSPI I/O manager allows the user to set a fully programmable pre-mapping of the OCTOSPI1 and OCTOSPI2 signals. The XSPI I/O manager allows the user to set a fully programmable pre-mapping of the XSPI1 and XSPI2 and /or XSPI3 signals. Any OCTOSPIM\_Pn\_x / XSPIM\_Pn\_x port signal can be mapped independently to the OCTOSPI1 or OCTOSPI2 / XSPI1 or XSPI2, or XSPI3.

By default, after reset, all the signals of the OCTOSPI1 / XSPI1 and OCTOSPI2 / XSPI2 are mapped respectively on Port1 and Port2.

For instance when two external memories are used, an HyperRAM can be connected to Port1 and flash memory can be connected to Port2. An example of connecting an Octo-SPI flash memory and an HyperRAM memory to an STM32 device using an OCTOSPI I/O manager as shown in the figure below. In that case, the user has two possibilities:

- HyperRAM memory linked to OCTOSPI1 and flash memory linked to OCTOSPI2
- HyperRAM memory linked to OCTOSPI2 and flash memory linked to OCTOSPI1

The figure below shows an example of Octo-SPI flash and an HyperRAM memories connected to the STM32 MCU using the Octo-SPI interface. Thanks to the OCTOSPI I/O manager, the HyperRAM memory can be linked to the OCTOSPI1 and the flash memory can be linked to the OCTOSPI2, and vice versa.




Figure 6. Example of connecting an Octo-SPI flash memory and an HyperRAM memory to an STM32 device

#### OCTOSPI and XSPI I/O managers Multiplexed mode

The OCTOSPI/XSPI I/O manager implements a Multiplexed mode feature. When enabled, both OCTOSPI1/2 or both XSPI1/2 signals are mixed over one OCTOSPI/XSPI I/O port except the OCTOSPI1/2\_NCS / XSPI1/2\_NCS1/2 pins. Each XSPI delivers one NCS signal together with a CSSEL control signal. The CSSEL signal selects which of the two outputs (NCS1, NCS2) is active. In multiplexed modes the active CCSEL signal is the one of the XSPI owning the bus. A configurable arbitration system manages the transactions to the two external memories.



AN5050 Rev 12 23/102

This feature allows two external memories to be exploited using few pins on small packages, in order to reduce the number of pins, PCB design cost and time.

The Multiplexed mode is enabled after setting MUXEN bit in OCTOSPIM\_CR or in XSPIM\_CR for OCTOSPI and XSPI I/O manager.

For the OCTOSPI/XSPI interfaces, the arbitration system can be configured with MAXTRAN[7:0] field in OCTOSPI\_DCR3/XSPI\_DCR3 register, respectively. This field manages the max duration in which the OCTOSPIx/XSPIx takes control of the bus. If MAXTRAN + 1 OCTOSPI/XSPI bus clock cycles is reached and the second OCTOSPI/XSPI is not requesting an access, the transaction is not stopped and NCS is not released.

The time between transactions in Multiplexed mode can be managed with REQ2ACK\_TIME[7:0] field in OCTOSPIM\_CR/XSPIM\_CR in case of the OCTOSPI and XSPI interface register, respectively.

The following figure shows an example of two connected memories over two OCTOSPI instances using only 13 pins thanks to the Multiplexed mode.

To enable the Multiplexed mode, at least one OCTOSPI I/O port signals and the CS signal from the other port must be accessible.




Figure 7. OCTOSPI I/O manager Multiplexed mode

Note:

The Multiplexed mode is only available on STM32L4P5xx/Q5xx, STM32H7A3xx/7B3xx, STM32H7B0xx, STM32H72xxx/73xxx, STM32U5F9xx/5G7xx/5G9xx, STM32U595xx/599xx/5A5xx/5A9xx, STM32U575xx/585xx,STM32H7Rx/7Sx, and STM32N6xx devices.

When two XSPI instances are available (XSPI 1 and XSPI2), the XSPI I/O manager matrix allows the user to set multiplexed modes for these cases:

- Multiplexed to Port1: XSPI1 and XSPI2 both mapped to Port 1, with arbitration (multiplexed mode)
- Multiplexed to Port2: XSPI1 and XSPI2 both mapped to Port 2, with arbitration (multiplexed mode)

Note:

There is no possibility to use mixed combinations of signals (like NCS of XSPI1 with data of XSPI2).




The following figure shows an example of two XSPIs multiplexed mode to Port 1 accessing two external memories.

The arbiter in I/O manager selects XSPI1 or XSPI2 to own the octal-SPI bus according to the existing transfer requests and status of the two MAXTRAN fairness counters.

The external memories can be two separate chips or embedded in a single multi chip package. In this case, each memory requests a chip select, selected according to the CSSEL control of the XSPI currently owning the bus.

Figure 8. XSPI I/O manger Multiplexed mode to Port 1 when XSPI1 and XSPI2 are available



When three XSPI instances are available (XSPI, XSPI2 and XSPI3), the XSPI I/O manager matrix allows the user to set multiplexed modes for these cases:

- Multiplexed to Port1: XSPI1 and XSPI2 both mapped to Port 1, with arbitration (multiplexed mode), and XSPI3 mapped to Port 2
- Multiplexed to Port2: XSPI1 and XSPI2 both mapped to Port 2, with arbitration (multiplexed mode), and XSPI3 mapped to Port 1

Note: There is no possibility to use mixed combinations of signals (like NCS of XSPI1 with data of XSPI2).

*Figure 9* shows an example of two XSPIs multiplexed mode to Port 1 accessing two external memories, and the third XSPI accessing Port 2.

The arbiter in I/O manager selects XSPI1 or XSPI2 to own the octal-SPI bus according to the existing transfer requests and status of the two MAXTRAN fairness counters.

The external memories can be two separate chips or embedded in a single multichip package. In this case, each memory requests a chip select, selected according to the CSSEL control of the XSPI currently owning the bus.

4

AN5050 Rev 12 25/102




Figure 9. XSPI I/O manger Multiplexed mode to Port 1 when XSPI1, XSPI2, and XSPI3 are available

#### XSPI I/O manager swapped mode

The swapped mode is similar to XSPI direct mode, but the ports are swapped to help I/O mapping. In this mode, the XSPI2 can be configured in 16-bit mode, and the XSPI1 can be configured in octal mode to connect an external 16-bit memory on Port 1, and to connect in a concurrent way, an octal external memory to Port 2. The figure below shows an example of XSPI I/O manager swapped mode.




Figure 10. XSPI I/O manager Swapped mode

When three instances XSPI are available the XSPI3 is not used. *Figure 11* shows an example of XSPI I/O manager with three instances and in octal mode.




Figure 11. XSPI I/O manager Swapped mode for STM32N6xx

For more information about the different modes and architectures, refer to reference manuals.



AN5050 Rev 12 27/102

## 5 OCTOSPI, HSPI, and XSPI configuration

In order to enable the read or write from external memory, the application must configure the OCTOSPI/HSPI/XSPI peripheral and the connected memory device.

There are some common and some specific configuration steps regardless of the low-level protocol used (Regular-command or HyperBus protocol).

- OCTOSPI/HSPI/XSPI common configuration steps:
  - GPIOs and OCTOSPI/XSPI I/O manager configuration
  - interrupts and clock configuration
- OCTOSPI/HSPI/XSPI specific configuration steps:
  - OCTOSPI/HSPI/XSPI low-level protocol specific configurations (Regularcommand or HyperBus)
  - memory device configuration

The following subsections describe all needed OCTOSPI/HSPI/XSPI configuration steps to enable the communication with external memories.

### 5.1 OCTOSPI, HSPI, and XSPI common configuration

This section describes the common steps needed to configure the OCTOSPI/HSPI/XSPI peripheral regardless of the used low-level protocol (Regular-command or HyperBus).

Note:

It is recommended to reset the OCTOSPI/HSPI/XSPI peripheral before starting a configuration. This action also guarantees that the peripheral is in reset state.

#### 5.1.1 GPIO, OCTOSPI/HSPI, and XSPI I/O configuration

The user has to configure the GPIOs to be used for interfacing with the external memory. The number of GPIOs to be configured depends on the preferred hardware configuration (Single-SPI, Dual-SPI, Quad-SPI, Dual-quad-SPI, Octo-SPI, dual octal-SPI or 16-bit).

#### Octo-SPI mode when one memory is connected

Ten GPIOs are needed. An additional GPIO for DQS is optional for the Regular-command protocol and mandatory for the HyperBus protocol. An additional GPIO for differential clock (NCLK) is also needed only in HyperBus protocol 1.8 V.

#### HSPI and XSPI mode with single 16-bit configuration

21 GPIOs are needed, two additional GPIO for separate DQS data strobe/write mask signals used: DQS0 for the eight IO[7:0]: and DQS1 for the eight IO[15:8].

An additional GPIO for differential clock (NCLK) is also needed only in HyperBus protocol 1.8 V.

47/

#### Octo-SPI mode when two external octal memories are connected

To one Octo-SPI interface using pseudo-static communication

Example: one HyperRAM and one HyperFlash connected to an STM32L5 series MCU in single-ended clock, in order to execute code from the external HyperFlash at the start of the application, then switch to the HyperRAM for data transfer.

The two memories must be connected to the same instance, then the CS pin of each memory must be connected to an OCTOSPI\_NCS GPIO port as demonstrated in the figure below. This connection requires 12 GPIOs. In this case, and when transfering data to HyperFlash memory, it is recommended to set the HyperRAM chip select (PA2) to high voltage by using a pull-up resistor for example.




Figure 12. Connecting two memories to an Octo-SPI interface

#### To two Octo-SPI interfaces

- With Multiplexed mode disabled/not supported: Each memory must be connected to an OCTOSPI I/O manager port. It requires up to 24 GPIOs (see example in Figure 6).
- With Multiplexed mode enabled: Both memories are connected to an OCTOSPI I/O manager port. Only the second memory requires an additional GPIO for NCS from the remaining OCTOSPI I/O manager port. It requires up to 13 GPIOs (see example in *Figure* 7).

The user must select the proper package depending on its needs in terms of GPIOs availability.

The OCTOSPI GPIOs must be configured to the correspondent alternate function. For more details on OCTOSPI alternate functions availability versus GPIOs, refer to the alternate function mapping table in the product datasheet.

Note: All GPIOs have to be configured in very high-speed configuration.

#### **GPIOs configuration using STM32CubeMX**

Thanks to the STM32CubeMX tool, the OCTOSPI/XSPI peripheral and its GPIOs can be configured very simply, easily and quickly. The STM32CubeMX is used to generate a project with a preconfigured OCTOSPI/XSPI. *Section 7.2.3* details how to configure the OCTOSPI GPIOs.

47/

AN5050 Rev 12 29/102

#### OCTOSPI and XSPI I/O manager configuration

By default, after reset, all OCTOSPI1/XSPI1 and OCTOSPI2/XSPI2 signals are mapped respectively to Port 1 and to Port 2.

For OCTOSPI, the user can configure the OCTOSPIM\_PnCR (n = 1 to 2) registers in order to select the desired source signals for the configured port as shown in the figure below:




Figure 13. OCTOSPI I/O manager configuration

For the XSPI, the user can configure the XSPIM\_CR registers in order to select the desired source signals for the configured port as shown in the figure below:




Figure 14. XSPI I/O manager configuration for two XSPI interfaces

To enable the Multiplexed mode for an OCTOSPI/XSPI interface, the user must configure the OCTOSPIM PnCR (n = 1 to 2) register / XSPIM CR register in order to:

- select the desired port to be muxed in and enable it.
   The remaining signals of not selected ports must be configured to unused in Multiplexed mode and disabled.
- configure and enable NCS for both Port 1 and Port 2.

After configuring both OCTOSPIM\_PnCR/XSPIM\_CR (n = 1 to 2), enable Multiplexed mode by setting MUXEN bit in OCTOSPIM\_CR/XSPIM\_CR, the user can also configure the REQ2ACK\_TIME[7:0] to define the time between two transactions.

During Multiplexed mode, configuring each OCTOSPI/XSPI MAXTRAN feature in OCTOSPI DCR3/XSPI DCR3 allows the user:

- to limit an OCTOSPI/XSPI to allocate the bus during all the data transaction precisely during long burst (example: DMA2D bursts)
- to privilege or not an OCTOSPI/XSPI through put from another

Note:

The OCTOSPI I/O manager is not supported in STM32L5 series products. For multiplexed mode, it is recommended to enable at least MAXTRAN or timeout feature for each OCTOSPI/XSPI instance.

#### 5.1.2 Interrupt and clock configuration

This section describes the steps required to configure interrupts and clocks.

#### **Enabling interrupts**

Each OCTOSPI, HSPI, or XSPI peripheral has its dedicated global interrupt connected to the NVIC.

To be able to use OCTOSPI1 and/or OCTOSPI2 and/or HSPI and/or XSPI1 and/or XSPI2 and/or XSPI3 interrupts, the user must enable the OCTOSPI1 and/or OCTOSPI2 and/or HSPI and/or XSPI1 and/or XSPI2 and/or XSPI3 global interrupts on the NVIC side.

Once the global interrupts are enabled on the NVIC, each interrupt can be enabled separately via its corresponding enable bit.

#### **Clock configuration**

Both OCTOSPI1 and OCTOSPI2 peripherals have the same clock source. For XSPI1 and XSPI2 peripherals can have the same or different clock sources. Each peripheral has its dedicated prescaler allowing the application to connect two different memories running at different speeds. The following formula shows the relationship between OCTOSPI /HSPI/XSPI clock and the prescaler.

OCTOSPIx/HSPI/XSPIx\_CLK =  $F_{Clock source}$  / (PRESCALER + 1)

For instance, when the PRESCALER[7:0] is set to 2, OCTOSPIx/HSPI/XSPIx\_CLK =  $F_{Clock\ source}$  / 3.

In STM32L4+ and STM32L5 series devices, any of the three different clock sources, (SYSCLK, MSI or PLLQ) can be used for OCTOSPI clock source.

In STM32U5 devices, any of the four clock sources, (SYSCLK, pll1\_q\_ck, pll2\_q\_ck, pll3\_r\_ck) can be used for HSPI clock source and any of the four different clock sources (SYSCLK, MSIK, pll1\_q\_ck, pll2\_q\_ck) can be used for OCTOSPI clock source.



AN5050 Rev 12 31/102

In STM32H7A3/7B3/7B0 and STM32H72x/73x devices, any of the three different clock sources, (rcc\_hclk3, pll1\_q\_ck, pll2\_r\_ck, per\_ck) can be used for OCTOSPI clock source.

In STM32H7Rx/Sx, any of the three different clock sources, (hclk5, pll2\_s\_ck, pll2\_t\_ck) can be used for each XSPI clock source.

In STM32H562/563, STM32H573 and STM32H523/533, any of the four different clock sources, (rcc\_hclk4, pll1\_q\_ck, pll2\_r\_ck, per\_ck) can be used for OCTOSPI clock source.

In STM32N6 devices, any of the four different clock sources, (hclk5, per\_ck, ic3\_ck, ic4\_ck) can be used for each XSPI clock source.

In STM32U3 devices, any of the two different clock sources, (SYSCLK or MSI) can be used for OCTOSPI clock source.

The OCTOSPI/HSPI/XSPI kernel clock and system clock can be completely asynchronous: as example, when selecting the HSI source clock for system clock and the MSI source clock for OCTOSPI kernel clock.

Note:

The user must consider the frequency drift when using the MSI or HSI oscillator. Refer to relevant datasheet for more details on MSI and HSI oscillator frequency drift.

The figure below illustrates the OCTOSPI1 and OCTOSPI2 clock scheme.

OCTOSPI1 ▶ OCTOSPI1 CLK PRESCALER[7:0] Clock source OCTOSPI2 ▶ OCTOSPI2 CLK PRESCALER[7:0] MSv47765V2


Figure 15. OCTOSPI1 and OCTOSPI2 clock scheme

Note:

In STM32L5 series, STM32U535/545,STM32H562/563, STM32H573, STM32H523/533, and STM32U3 series, only OCTOSPI1 is supported.

The figure below illustrates the HSPI1 clock scheme.

Figure 16. HSPI clock scheme



Note:

The HSPI interface is available only in STM32U59x/5Ax and STM32U5Fx/5Gx series.

The figure below illustrates the XSPI1 and XSPI2 clock scheme.






Figure 17. XSPI1, XSPI2, and XSPI3 clock scheme

Note:

The XSPI interface is available only in STM32H7Rx/Sx and STM32N6 series. The XSPI3 interface is available only in STM32N6 series.

## 5.2 OCTOSPI/HSPI/XSPI configuration for Regular-command protocol

The Regular-command protocol must be used when an external Single-SPI, Dual-SPI, Quad-SPI, Dual-quad-SPI, Octo-SPI, Dual-octal, or 16-bit memory is connected to the STM32.

The user must configure the following parameters:

- memory type: Micron, AP Memory, Macronix or Macronix RAM, or APmemory 16-bit mode.
- device size: number of bytes in the device = 2<sup>[DEVSIZE+1]</sup>
- chip-select high time (CSHT): must be configured according to the memory datasheet.
   CSHT is commonly named CS# Deselect Time and represents the period between two successive operations in which the memory is deselected.
- clock mode: low (Mode 0) or high (Mode 3)<sup>(a)</sup>
- clock prescaler: must be set to get the targeted operating clock
- DHQC: recommended when writing to the memory. It shifts the outputs by a 1/4
   OCTOSPI clock cycle and avoids hold issues on the memory side. For the HSPI and
   XSPI interfaces, it is managed by the PHY.
- SSHIFT: can be enabled when reading from the memory in SDR mode but must not be used in DTR mode. When enabled, the sampling is delayed by one more 1/2 OCTOSPI/HSPI/XSPI clock cycle enabling more relaxed input timings.
- CSBOUND: can be used to limit a transaction of aligned addresses in order to respect some memory page boundary crossing.
- REFRESH: used with PSRAM memories products to enable the refresh mechanism.

a. Mode 3 is not available in STM32N6 series



AN5050 Rev 12 33/102

## 5.3 OCTOSPI, HSPI, and XSPI configuration for HyperBus protocol

The HyperBus protocol must be used when an external HyperRAM or HyperFlash memory is connected to the STM32.

The user must configure the following parameters:

- memory type: HyperBus
- device size: number of bytes in the device = 2<sup>[DEVSIZE+1]</sup>
- chip-select high time (CSHT): must be configured according to the memory datasheet.
   CSHT is commonly named CS# Deselect Time and represents the period between two successive operations in which the memory is deselected.
- clock mode low (Mode 0) or high (Mode 3)<sup>(a)</sup>
- clock prescaler: must be set to get the targeted operating clock
- DTR mode: must be enabled for HyperBus
- DHQC: recommended when writing to the memory. It shifts the outputs by a 1/4 OCTOSPI/HSPI/XSPI clock cycle and avoids hold issues on the memory side.
- SSHIFT: must be disabled since HyperBus operates in DTR mode
- read-write recovery time (t<sub>RWR</sub>): used only for HyperRAM and must be configured according to the memory device
- initial latency (t<sub>ACC</sub>): must be configured according to the memory device and the operating frequency
- latency mode: fixed or variable latency
- latency on write access: enabled or disabled
- for HyperBus 16-bit mode, it is required to configure the DMODE[2:0] field
- CSBOUND: can be used to limit a transaction of aligned addresses in order to respect some memory page boundary crossing
- REFRESH: used with HyperRAM memories to enable the refresh mechanism

## 5.4 Memory configuration

The external memory device must be configured depending on the targeted operating mode. This section describes some commonly needed configurations for HyperBus/Regular mode, Octo-SPI/16-bit memories.

#### 5.4.1 Memory device configuration

It is common that the application needs to configure the memory device. An example of commonly needed configurations is presented below:



a. Mode 3 is not available in STM32N6 series

 Set the dummy cycles according to the operating speed (see relevant memory device datasheet).

Note:

The dummy cycles of the STM32 MCUs is equivalent to latency term used by external memory side.

- 2. Enable the Octo-SPI mode or 16-bit mode.
- 3. Enable DTR mode.

Note:

It is recommended to reset the memory device before the configuration. In order to reset the memory, a reset enable command then a reset command must be issued.

For Octo-SPI AP Memory device configuration, the delay block must be enabled to compensate the DQS skew. For detailed examples, refer to Section 7.

#### 5.4.2 HyperBus memory device configuration

The HyperBus memory device contains the following addressable spaces:

- a register space
- a memory space

Before accessing the memory space for data transfers, the HyperBus memory device must be configured by accessing its register space when setting MTYP[2:0] = 0b101 in the OCTOSPI DCR1 or HSPI DCR1 or XSPI DCR1 register.

When memory voltage range is 1.8 V, HyperBus requires differential clock and the NCLK pin must be configured.

Here below an example of HyperBus device parameters in the configuration register fields of the memory:

- Deep power-down (DPD) operation mode
- Initial latency count (must be configured depending on the memory clock speed)
- Fixed or variable latency
- Hybrid wrap option
- Wrapped burst length and alignment

4

AN5050 Rev 12 35/102

## 6 OCTOSPI and HSPI/XSPI interface calibration process

#### 6.1 The need for calibration

When operating at higher frequencies, a calibration process is required to ensure reliable sampling of data. This is especially the case in DDR mode, where data is sampled on both edges of the clock; this may cause potential timing issues. Alongside this, variations in PCB design, temperature, and voltage can cause changes in signal timing. For this reason, the calibration process aims to fine tune the sampling clock or, when used, DQS on the received data to mitigate timing marginality and guarantee high performance.

Generally, there are two sampling methods for sampling incoming data from the external memories and storing it in the RX FIFO; the first comes from the feedback clock, whereas the second comes from the external DQS pin:

- CLK is the sampling clock when no DQS pin is available (DQSE=1)
- DQS is the sampling clock when the DQS pin exists (DQSE=0)

Note: The sampling methods depend on the external flash devices.

When using DQS, the data and DQS are generally edge-aligned, as illustrated in the figure below. Without any delay this alignment can lead to timing issues. Therefore, it is mandatory to add a delay to the DQS to sample the data in the center of the data eye, thereby reducing the chance of sampling errors caused by timing mismatches or signal-integrity issues.

Figure 18. Edge-aligned DQS and data

Two calibration processes are proposed for the external memory controllers on STM32 MCUs: Delay block, and PHY calibration. These methods are mutually exclusive, with only one calibration process available per product. Therefore, users must consult the datasheet for their specific MCU to determine which calibration option is provided.

Note:

The calibration is process, voltage and temperature (PVT) dependent. Therefore, it is necessary for the application to perform calibration procedures regularly to maintain performance stability.

AN5050 Rev 12

# 6.2 Delay-block calibration process

The delay block is an independent peripheral integrated inside the STM32 MCU that can be configured for the external serial memory controllers in order to fine tune the data-received sampling clock. Its role is also to apply a phase-shift to the clock or DQS signal when reading from external memory.

The following figure shows the interconnection between the DLYB (circled in pink) and the OCTOSPI/XSPI interface, and the different roles of delay block:

- Bypassed if DLYBYP = 1 (no phase shift effect on DQS signal strobe)
- Used if DLYBYP = 0 to phase-shift DQS if unit delays are enabled and configured.




Figure 19. OCTOSPI/XSPI and the delay block (DLYB)

5

AN5050 Rev 12 37/102

To operate properly and deliver a correct delay, the user must consider the following information regarding the delay block.

The delay block includes the following sub-blocks (shown in the figure below).




Figure 20. Delay block diagram

The delay block module consists of 12 delay units, each with a unit delay of 128 programmable steps. It supports a wide input clock frequency ranging from 25 MHz to the maximum frequency supported by the communication interface. Refer to the datasheet of your specific MCU for details. A sampler tunes the delay-line length to one period of the input clock, while an output clock multiplexer selects the dephased output clock.

Note: During the tuning process, the free-running clock must be enabled.

Before selecting an output clock phase, the delay line must be tuned to span one input clock phase. This is done as follows:

- 1. Enable the delay block by setting the DEN bit to '1'.
- 2. Set the SEN bit to '1' to enable the delay length in the DLYB CR register
- 3. Set the SEL[3:0] field to '12' in the DLYB CFGR register to enable all delay units.
- 4. Select the smallest delay by setting the UNIT[6:0] filed to '0' in the DLYB\_CFGR register. Writing the UNIT field triggers the delay-line sampling.

Once the sampling over one period is completed, the length flag LNGF is set in the DLYB\_CFGR register. Firmware must poll this bit before checking the delay line length feedback in the LNG[11:0] field in the DLYB\_CFGR register.

If the LNG field is not 0, and either LNG bit 11 or 10 is '0', the delay line spans one input clock period, and the delay line length process is finished. Otherwise, the unit delay is increased, and a new check is performed.

Note:

Although the delay line length has 12 unit delay elements, the above description returns a length between 0 and 10, as the upper delay output value is used to ensure that the delay is calibrated over one full input clock cycle.






Figure 21. Delay line tuning

Note:

When configuring the delay line length, each unit delay contributes to the required time shift applied to the input clock.

The unit delay is calculated according to the equation below:

Unit delay = Initial delay(1) + UNIT[6:0] x delay step

1. The initial delay is added when enabling the delay block. It depends on the product, for more details about unitary delays characteristics, refer to the specific product datasheet.

Once the delay-line length is configured to one input clock period, the output clock can be selected between the unit delays spanning one input clock period. This is accomplished as follows:

- 1. Set the SEN bit to '1' to disable the output clock and access to SEL[3:0] field of the mux selector.
- 2. Program the SEL[3:0] with the desired output clock.
- 3. Clear the SEN bit to '0' to enable the output clock.

Note:

The analog part of the delay block (the delay line) is PVT dependent, which requires the application to retune and recenter the output clock phase shifting if the STM32  $V_{CORE}$  voltage scaling or the environmental temperature change.

For more information about the delay block configuration, refer to the block section in the product reference manual.



AN5050 Rev 12 39/102

#### Calibration code examples

Two methods of calibration process utilizing the DLYB are offered: Fast Tuning and Exhaustive tuning; each method has its own advantages compared to other:

- Fast tuning: the advantage is that it takes less time to be configured
- Exhaustive tuning: the advantage is that there are less chances to face a data transfer error.

The first method involves dividing the phase for the output clock by four to configure the clock OUT MUX at ¼ of the period. The user can refer to the example code in the *STM32CubeU5 Firmware package*.

The second method involves writing a known pattern to the memory, and then continuously performing read operations with different delay block settings (UNIT/SEL) in order to determine the delay values that can be used by the user application to ensure that the read operation is performed correctly. For each variation of the delay block values, perform the routine check function. The user can refer to the example code in the *STM32CubeU5 Firmware package*.

## 6.3 PHY calibration process

To reach higher frequencies without compromising reliability, a dedicated high-speed interface is inserted between the HSPI/XSPI interfaces (or the I/O manager if the product embeds one), and the I/O pads.

The high-speed interface block embeds resynchronization registers that are clocked by a delayed clock created from a DLL (delay locked loop), which is also present in the high-speed interface. The main purpose of the re-synchronization is primary to shift data or data strobe (DQS) by one quarter (1/4) of the controller bus clock period, with correct timing accuracy. The high-speed interface features are controlled by registers located in the HSPI/XSPI controller.

The PHY calibration process is automatically enabled within the interface when one of the conditions below is met:

- The HSPI/XSPI exits reset state.
- A value is written in the PRESCALER[7:0] field of the HSPI\_DCR2 /XSPI\_DCR2 registers of the HSPI/XSPI interface.
- A value is written in HSPI CCR/XSPI CCR register of the HSPI/XSPI interface.

Note: For STM32N6xx devices, in addition to the aforementioned circumstances, the calibration can be processed if the ACALOFF bit in the XSPI\_DCR is cleared.

In addition to the above circumstances that enable the auto-calibration, the auto-calibration process begins when the two following conditions are met:

- The calibration process has been enabled by one of the three conditions listed above.
- An action that sets BUSY=1 is performed. For example, this could be the first transfer to memory after calibration is enabled. When the calibration is completed, BUSY returns to 0.

Setting the PRESCALER field automatically starts a new calibration of the high-speed interface DLL at the start of next transfer, except in cases where HSPI\_CALSOR/XSPI\_CALSOR or HSPI\_CALSIR/XSPI\_CALSIR have been written in the meantime. BUSY stays high during the whole calibration execution.

40/102 AN5050 Rev 12

Note:






Figure 22. Auto-calibration procedure

Some applications need periodic recalibration (to consider possible variations in temperature or power supply over a long duration). This recalibration must be triggered by writing periodically in PRESCALER[7:0] of HSPI DCR2/XSPI DCR2, while BUSY = 0.

The user can deactivate the automatic calibration feature in cases where the temperature or voltage are not expected to change. This is done by performing a write operation to the HSPI\_CALSOR/XSPI\_CALSOR or HSPI\_CALSIR/XSPI\_CALSIR registers before initiating the calibration. This helps improve the flash programming time by avoiding the autocalibration process between two programming pages.

Note:

The user must read the content of the HSPI\_CALSIR/XSPI\_CALSIR or HSPI\_CALSOR/XSPI\_CALSOR register and then write the same value back.

After auto-calibration, HSPI\_CALSOR/XSPI\_CALSOR and HSPI\_CALSIR/XSPI\_CALSIR are automatically loaded with the same value that corresponds to a delay of a quarter cycle. The user can access this delay value through the following registers:

- HSPI CALMR/XSPI CALMR for the feedback clock
- HSPI\_CALSOR/XSPI\_CALSOR for the data output delay
- HSPI CALSIR/XSPI CALSIR for the data strobe input delay

For more details about high-speed interface, see the HSPI or XSPI high-speed interface and calibration section in the product reference manuals.



AN5050 Rev 12 41/102

# 7 OCTOSPI application examples

This section provides some typical OCTOSPI implementation examples with STM32L4P5xx/Q5xx products, and STM32CubeMX examples using the STM32L4P5G-DK Discovery kit for the STM32L4P5AGI6PU microcontroller.

## 7.1 Implementation examples

This section describes the following typical OCTOSPI use case examples:

- using OCTOSPI in a graphical application with Multiplexed mode
- code execution from Octo-SPI memory

## 7.1.1 Using OCTOSPI in a graphical application

The STM32L4P5xx/Q5xx products embed two independent OCTOSPI peripherals that enable the connection of two external memories. For this example, the two external memories are Hyperbus memories.

This configuration is ideal for graphical applications on small packages, where:

- An HyperFlash memory is connected to OCTOSPI2 that is used to store graphical primitives.
- An HyperRAM memory is connected to OCTOSPI1 that is used to build frame buffer.
- Both OCTOSPI1 and OCTOSPI2 must be configured in HyperBus Memory-mapped mode, with Multiplexed mode enabled.
- Any AHB master (such as CPU, LTDC, DMA2D or SDMMC1/2) can autonomously access to both memories, exactly like an internal memory.

The figure below gives a use-case example of a multi-chip module connecting two HyperBus memories (HyperRAM and HyperFlash) over 12 pins (HyperBus single-ended clock) to a STM32L4Pxxx/Qxxx in LQFP48 package, for a graphical application with the OCTOSPI I/O manager Multiplexed mode enabled.






Figure 23. OCTOSPI graphic application use case

## 7.1.2 Executing from external memory: extend internal memory size

Using the external Octo-SPI memory permits to extend the available memory space for the total application.

To execute code from an external memory, the following is needed:

- The application code must be placed in the external memory.
- The OCTOSPI must be configured in Memory-mapped mode during the system initialization before jumping to the Octo-SPI memory code.

As illustrated in the figure below, the CPU can execute code from the external memory connected to OCTOSPI2, while in parallel DMA2D and LTDC access to the memory connected to OCTOSPI1 for graphics.

By default OCTOSPI1 and OCTOSPI2 are accessed by the Cortex-M4 through S-bus. In order to boost execution performances, physical remap to 0x0000 0000 can be enabled for OCTOSPI2, allowing execution through I-bus and D-bus.

4

AN5050 Rev 12 43/102




Figure 24. Executing code from memory connected to OCTOSPI2

# 7.2 OCTOSPI configuration with STM32CubeMX

This section shows examples of basic OCTOSPI configuration based on the STM32L4P5G-DK Discovery kit:

- Regular-command protocol in Indirect mode for programming and in Memory-mapped mode for reading from Octo-SPI flash memory
- Regular-command protocol in Memory-mapped mode for writing and reading from the Octo-SPI PSRAM
- Regular-command protocol in Memory-mapped mode for writing and reading from the Quad-SPI PSRAM
- Two HyperBus protocols in Memory-mapped mode multiplexed over the same bus for reading from HyperFlash and HyperRAM memories

Note:

In order to reproduce the two HyperBus in Multiplexed mode example and the Quad-SPI PSRAM example, some modifications are required on the board, and related memories need to be soldered. For more details on STM32L4P5G-DK Discovery kit, refer to the user manual Discovery kit with STM32L4P5AG MCU (UM2651).

### 7.2.1 Hardware description

The STM32L4P5G-DK Discovery kit embeds the Octal-SPI Macronix Flash and the Octo-SPI AP Memory PSRAM. Thanks to the STM32L4P5G-DK PCB flexibility, it also allows the user to solder and test other memories:

- any Octo-SPI memory with the same footprint (BGA24)
- differential and single-ended clock memories (V<sub>DD</sub> memory adjustable 1.8V or 3.3V)
- dual-die MCP memories (such Infineon HyperRAM + HyperFlash MCP)
- Quad-SPI memory on U14 footprint (SOP8)

4

For more details, refer to the user manual *Discovery kit with STM32L4P5AG MCU* (UM2651).

The next examples show how to configure the following memories using the STM32CubeMX:

- Macronix MX25LM51245GXDI0A Octo-SPI flash memory connected to OCTOSPIM Port 2.
- AP Memory APS6408L-30B-BA Octo-SPI PSRAM memory connected to OCTOSPIM Port 1
- Infineon HyperBus MCP (S71KL256SC0) embedding HyperRAM and HyperFlash memories connected to OCTOSPIM Port 1 (in Multiplexed mode)
- AP Memory APS1604M-3SQR Quad-SPI PSRAM memory connected to OCTOSPIM Port 1

As shown in the figure below, the Octo-SPI Macronix Flash memory and the Octo-SPI AP Memory PSRAM are connected to the MCU, using each one of them eleven pins:

- OCTOSPI\_NCS
- OCTOSPI\_CLK
- OCTOSPI\_DQS
- OCTOSPI\_IO[0..7]

The OCTOSPI\_RESET pin, connected to the global MCU reset pin (NRST), can be used to reset the memory.




Figure 25. Octo-SPI flash memory and PSRAM connection on STM32L4P5G-DK

4

AN5050 Rev 12 45/102

Note:

To test the HyperBus MCP Infineon memory S71KL256SC0, it must replace one of the existing Octo-SPI Macronix or Octo-SPI AP Memory.

To test the AP Memory APS1604M-3SQR Quad-SPI PSRAM memory, it must be soldered in the U14 footprint position. For more details, refer to the user manual Discovery kit with STM32L4P5AG MCU (UM2651).

### 7.2.2 Use case description

The adopted configuration for each example is the following:

- Octo-SPI AP Memory PSRAM:
  - OCTOSPI1 signals mapped to Port 1 (AP Memory PSRAM), so OCTOSPI1 must be set to Regular-command protocol
  - DTR Octo-SPI mode (with DQS) with OCTOSPI1 running at 60 MHz
  - Write/read in Memory-mapped mode
- Octo-SPI Macronix Flash:
  - OCTOSPI2 signals mapped to Port 2 (nor Macronix Flash), so OCTOSPI2 must be set to Regular-command protocol
  - DTR Octo-SPI mode (with DQS) with OCTOSPI2 running at 60 MHz
  - Programming the memory in Indirect mode and reading in Memory-mapped mode
- Quad-SPI AP Memory PSRAM:
  - OCTOSPI1 signals mapped to Port 1 (AP Memory PSRAM), so OCTOSPI1 must be set to Regular-command protocol
  - STR Quad-SPI mode with OCTOSPI1 running at 60 MHz
  - Write/read in Memory-mapped mode
- Infineon MCP HyperFlash and HyperRAM:
  - OCTOSPI1 and OCTOSPI2 signals muxed over Port 1, OCTOSPIM\_P1\_NCS used to access HyperRAM and OCTOSPIM\_P2\_NCS used to access HyperFlash. OCTOSPI1 and OCTOSPI2 must configured in HyperBus command protocol Multiplexed mode.
  - OCTOSPI1 and OCTOSPI2 with HyperBus protocol running at 60 MHz
  - CPU and DMA reading in Memory-mapped mode in concurrence with Multiplexed mode from the two external memories

The examples described later on the Regular-command and HyperBus protocols for OCTOSPI1 and OCTOSPI2, are based on STM32CubeMX:

- GPIO and OCTOSPI I/O manager configuration
- Interrupts and clock configuration

Each example has the following specific configurations:

- OCTOSPI peripheral configuration
- Memory device configuration



## 7.2.3 OCTOSPI GPIOs and clocks configuration

This section describes the needed steps to configure the OCTOSPI1 and OCTOSPI2 GPIOs and clocks.

In this section, figures describe the steps to follow and the tables contain the exact configuration to be used in order to run the example

## I. STM32CubeMX: GPIOs configuration

Referring to *Figure 25*, the STM32CubeMX configuration examples are based on the connection detailed in the table below.

Table 6. STM32CubeMX - Memory connection port

Memory	OCTOSPI I/O manager port
Octo-SPI PSRAM AP Memory <sup>(1)</sup> APS6408L-30B-BA	Port 1
Octo-SPI Macronix Flash <sup>(1)</sup> MX25LM51245GXDI00	Port 2
HyperBus MCP Infineon memory <sup>(2)</sup> S71KL256SC0 Including both HyperRAM and HyperFlash	Multiplexed over Port 1:  - OCTOSPIM_P1_NCS connected to HyperRAM  - OCTOSPIM_P2_NCS connected to HyperFlash
Quad-SPI PSRAM AP Memory <sup>(3)</sup> APS1604M-3SQR	Port 1

- 1. Already Available on STM32L4P5G-DK Discovery kit.
- 2. Soldered in U11 (see Figure 25).
- 3. Soldered in U14 (see Figure 25).

Based on this hardware implementation, the user must configure all the GPIOs shown in *Figure 25*.




AN5050 Rev 12 47/102

### STM32CubeMX: OCTOSPI GPIOs configuration

Once the STM32CubeMX project is created for the STM32L4P5AG product, the user must follow the steps below:

1. Select the *Pinout and Configuration* tab and, under *Connectivity*, uncollapse the OCTOSPI1 or OCTOSPI2 as shown in the figure below, then configure it by referencing to *Table 7*.

Figure 26. STM32CubeMX - Octo-SPI mode window for OCTOSPI1 or OCTOSPI2



2. Depending on the memory used, configure the OCTOSPI signals and mode as detailed in the following table.

Table 7. STM32CubeMX - Configuration of OCTOSPI signals and mode

	Memory						
Parameter	HyperBus MCP Infineon memory S71KL256SC0 <sup>(1)</sup>		Octo-SPI PSRAM AP Memory APS6408L-30B -BA	Octo-SPI Flash Macronix MX25LM51245 GXDI00	Quad-SPI PSRAM AP Memory APS1604M -3SQR		
Instance	OCTOSPI1	OCTOSPI2	OCTOSPI1	OCTOSPI2	OCTOSPI1		
Mode	HyperBus Multiplexed-		Octo-SPI		Quad-SPI		
Clock	Port 1 CLK Multiplexed-		Port 1 CLK	Port 2 CLK	Port 1 CLK		
HyperBus 1.8 inverted clock	Disable						
Chip select	Port 1 NCS	Port 2 NCS	Port 1 NCS	Port 2 NCS	Port 1 NCS		
Data strobe	Port 1 DQS (RWDS)MULTIPLEXED-		Port 1 DQS (RWDS)	Port 2 DQS (RWDS)	Disable		

Parameter	Memory					
	HyperBus MCP Infineon memory S71KL256SC0 <sup>(1)</sup>	Octo-SPI PSRAM AP Memory APS6408L-30B -BA	Octo-SPI Flash Macronix MX25LM51245 GXDI00	Quad-SPI PSRAM AP Memory APS1604M -3SQR		
Data[3:0]	Port 1 IO[3:0] MULTIPLEXED-	Port 1 IO[3:0]	Port 2 IO[3:0]	Port 1 IO[3:0]		
Data[7:4]	Port 1 IO[7:4] MULTIPLEXED-	Port 1 IO[7:4]	Port 2 IO[7:4]	Disable		

Table 7. STM32CubeMX - Configuration of OCTOSPI signals and mode (continued)

The configured GPIOs must match the memory connection as shown in *Figure 25*. If the configuration is not correct, the user must manually configure all the GPIOs, one by one, by clicking directly on each pin.

The figure below shows how to configure manually the PE13 pin to OCTOSPIM\_P1\_IO1 alternate function (AF).

Reset State FMC D10 FMC DA10 LTDC G6 OCTOSPIM P1 IO1 SPI1\_SCK TIM1\_CH3 TSC G5 104 GPIO\_Input GPIO\_Output GPIO\_Analog **EVENTOUT** GPIO EXTI13 PH5 Note: Pink color highlights key items. MSv65666V2


Figure 27. STM32CubeMX - Setting PE13 pin to OCTOSPIM\_P1\_IO1 AF

AN5050 Rev 12 49/102

<sup>1.</sup> This configuration provides access to both of HyperFlash and HyperRAM memories in Multiplexed mode.


- 3. Configuring OCTOSPI GPIOs to very-high speed:
  - Depending on the selected instance OCTOSPI1 or OCTOSPI2, in the Configuration window, select the GPIO settings tab as shown in the figure below:

Figure 28. STM32CubeMX - GPIOs setting window



b) Scroll down the window and make sure that the output speed is set to "very high" for all the GPIOs.

Figure 29. STM32CubeMX - Setting GPIOs to very-high speed





### II. STM32CubeMX: Enabling interrupts

As previously described in *Section 5.1.2: Interrupt and clock configuration*, each OCTOSPI peripheral has its dedicated global interrupt connected to the NVIC, so each peripheral interrupt must be enabled separately.

Depending on the selected instance OCTOSPI1 or OCTOSPI2, In the OCTOSPI *Configuration* window (see the figure below), select the NVIC settings tab then check the OCTOSPI global interrupts.

Figure 30. STM32CubeMX - Enabling OCTOSPI global interrupt



#### III. STM32CubeMX: clocks configuration

In this example, the system clock is configured as shown below:

- Main PLL is used as system source clock.
- SYSCLK and HCLK set to 120 MHz, so Cortex-M4 and AHB operate at 120 MHz.
   As previously described in Section 5.1.2: Interrupt and clock configuration, both OCTOSPI peripherals have the same clock source, but each one has its dedicated prescaler allowing the connection of two memories running at different speeds.
   In this example, the SYSCLK is used as clock source for OCTOSPI1 and OCTOSPI2.



AN5050 Rev 12 51/102

- System clock configuration:
  - Select the clock configuration tab.
  - In the Clock configuration tab, set the PLLs and the prescalers to get the system clock at 120 MHz as shown in the figure below.

System clock multiplexer MSI HSI SYSCLK (MHz) AHB prescaler HCLK (MHz) 120 120 HSE 120 MHz max PLLCLK Note: Pink color highlight key items. MSv65670V1

Figure 31. STM32CubeMX - System clock configuration

OCTOSPI clock source configuration: In the Clock configuration tab, select the SYSCLK clock source (see the figure below).




Figure 32. STM32CubeMX - OCTOSPI1 and OCTOSPI2 clock source configuration

With this configuration, OCTOSPI1 and OCTOSPI2 are clocked by SYSCLK@120 MHz. Then, for each peripheral, the prescaler is configured to get the 60 MHz targeted speed (see Section 7.2.4: OCTOSPI configuration and parameter settings).

AN5050 Rev 12 52/102

MSv65672V1

### 7.2.4 OCTOSPI configuration and parameter settings

Once all of the OCTOSPI GPIOs and the clock configuration have been done, the user must configure the OCTOSPI depending on the used external memory and its communication protocol.

1. In the OCTOSPI *Configuration* window, select the *Parameter Settings* tab as shown in the figure below and configure it by referencing to *Table 8*.




Figure 33. STM32CubeMX - OCTOSPI configuration window

2. Configure the OCTOSPI parameters depending on the memory used.

Table 8. STM32CubeMX - Configuration of OCTOSPI parameters

	Memory						
OCTOSPI parameter	HyperBus MCP Infineon memory S71KL256SC0		Octal-SPI PSRAM AP Memory APS6408L-30B -BA	Octal-SPI Flash Macronix MX25LM51245 GXDI00	Quad-SPI PSRAM AP Memory APS1604M -3SQR		
Instance	OCTOSPI1	OCTOSPI2	OCTOSPI1	OCTOSPI2	OCTOSPI1		
Multiplexed							
Switching duration clock number <sup>(1)</sup>	1		N/A				
Generic							
FIFO threshold	1						
Dual mode	Disable						
Memory type	HyperBus		AP Memory	Macronix	Micron <sup>(2)</sup>		



Note: Pink color highlight key items.

AN5050 Rev 12 53/102

Table 8. STM32CubeMX - Configuration of OCTOSPI parameters (continued)

	Memory					
OCTOSPI parameter		ICP Infineon 1KL256SC0	Octal-SPI PSRAM AP Memory APS6408L-30B -BA	Octal-SPI Flash Macronix MX25LM51245 GXDI00	Quad-SPI PSRAM AP Memory APS1604M -3SQR	
Device Size <sup>(3)</sup>	23 (8 Mbytes)	25 (32 Mbytes)	23 (8 Mbytes)	26 (64 Mbytes)	21 (2 Mbytes)	
Chip select high time <sup>(4)</sup>	(= 1,111)	1			2	
Free running clock		Disable				
Clock mode			Low			
Clock prescaler <sup>(5)</sup>	2					
Sample shifting <sup>(6)</sup>					Sample shifting half-cycle	
Delay hold quarter cycle <sup>(7)</sup>	Enable				Disable	
Chip select boundary <sup>(8)</sup>	(	0 10 (1 Kbyte)			0	
Delay block		Enable				
Maximum transfer	(	)	N/A			
Refresh rate <sup>(9)</sup>	241 (4 µs)	0	241 (4 µs)	0	482 (8 μs)	
HyperBus						
RW recovery time <sup>(10)</sup>	3					
Access time <sup>(11)</sup>	(	6 N/A				
Write zero latency <sup>(12)</sup>	Enable					
Latency mode <sup>(13)</sup>	Fix	red	7			

- Switching duration clock number (REQ2ACK\_TIME) defining, in Multiplexed mode, the time between two transactions. The value is the number of the OCTOSPI clock cycles.
- 2. The memory type has no impact in Quad-SPI mode.
- 3. Device Size defines the memory size in number of bytes =  $2^{(DEVSIZE+1)}$ .
- 4. Chip select high time (CSHT) defines the chip-select minimum high time in number of clock cycles, configured depending on the memory datasheet.
- 5. The system clock prescaler (120MHz) / clock prescaler (2 MHz) = OCTOSPI clock frequency (60MHz).
- 6. Sample shifting (SSHT) recommended to be enabled in STR mode and disabled in DTR mode.
- 7. Delay hold guarter cycle (DHQC) enabled in DTR mode and disabled in STR mode.
- Chip select boundary (CSBOUND) configured depending on the memory datasheet. The chip select must go high when
  crossing the page boundary (2<sup>CSBOUND</sup> bytes defines the page size).
- 9. Refresh rate (REFRESH) required for PSRAMs memories. The chip select must go high each (REFRESH x OCTOSPI clock cycles), configured depending on the memory datasheet.
- Read/write recovery time (TRWR) define the device read/write recovery time, expressed in number of OCTOSPI clock cycle, configured depending on the memory datasheet.
- 11. Access time (TACC) is expressed in number of OCTOSPI clock cycles, configured depending on the memory datasheet.
- 12. Write zero latency enabled (WZL) defines the latency on write accesses.
- 13. The latency mode (LM) is configured to fixed latency, depending on the memory datasheet.

Build and run the project: At this stage, the user can build, debug and run the project.

### 7.2.5 STM32CubeMX: Project generation

Once all of the GPIOs, the clock and the OCTOSPI configurations have been done, the user must generate the project with the desired toolchain (such as STM32CubeIDE, EWARM or MDK-ARM).

#### Indirect and Memory-mapped mode configuration

At this stage, the project must be already generated with GPIOs and OCTOSPI properly configured following the steps detailed in *Section 7.2.3* and *Section 7.2.4*.

#### I. Octo-SPI PSRAM in Regular-command protocol example

In order to configure the OCTOSPI1 in Memory-mapped mode and to configure the external Octo-SPI PSRAM AP Memory allowing communication in DTR Octo-SPI mode (with DQS), some functions must be added to the project. Code can be added to the *main.c* file (see code below) or defines can be added to the *main.h* file (see *Adding defines to the main.h file*).

Adding code to the main.c file

Open the already generated project and follow the steps described below:

Note:

Update the main.c file by inserting the lines of code to include the needed functions in the adequate space indicated in green bold below. This task avoids loosing the user code in case of project regeneration.

a) Insert variables declarations in the adequate space (in green bold below).

b) Insert the functions prototypes in the adequate space (in green bold below).

```
/* USER CODE BEGIN PFP */
/* Private function prototypes -----*/
void EnableMemMapped(void);
void DelayBlock_Calibration(void);
/* USER CODE END PFP */
```

4

AN5050 Rev 12 55/102

c) Insert the functions to be called in the main() function, in the adequate space (in green bold below).

```
/* USER CODE BEGIN 1 */
__IO uint8_t *mem_addr;
uint32_t address = 0;
uint16_t index1;/*index1 counter of bytes used when reading/
               writing 256 bytes buffer */
uint16 t index2; /*index2 counter of 256 bytes buffer used when reading/
               writing the 1Mbytes extended buffer */
/* USER CODE END 1 */
/* USER CODE BEGIN 2 */
/*-----*/
/*Enable Memory Mapped Mode*/
EnableMemMapped();
/*-----*/
/*Enable the Delay Block Calibration*/
DelayBlock_Calibration();
/*-----*/
/* Writing Sequence of 1Mbyte */
mem_addr = (__IO uint8_t *)(OCTOSPI1_BASE + address);
/*Writing 1Mbyte (256Byte BUFFERSIZE x 4096 times) */
for (index2 = 0; index2 < EXTENDEDBUFFERSIZE/BUFFERSIZE; index2++)</pre>
for (index1 = 0; index1 < BUFFERSIZE; index1++)</pre>
*mem addr = aTxBuffer[index1];
mem addr++;
}
/* Reading Sequence of 1Mbyte */
mem addr = ( IO uint8 t *)(OCTOSPI1 BASE + address);
/*Reading 1Mbyte (256Byte BUFFERSIZE x 4096 times)*/
for (index2 = 0; index2 < EXTENDEDBUFFERSIZE/BUFFERSIZE; index2++)</pre>
for (index1 = 0; index1 < BUFFERSIZE; index1++)</pre>
if (*mem addr != aTxBuffer[index1])
/*if data read is corrupted we can toggle a led here: example blue led*/
}
mem addr++;
```

```
}
}
/*if data read is correct we can toggle a led here: example green led*/
/* USER CODE END 2 */
```

d) Insert the function definitions, called in the main(), in the adequate space (in green bold below).

```
/* USER CODE BEGIN 4 */
/*-----*/
/st This function enables memory-mapped mode for Read and Write operations st/
void EnableMemMapped(void)
OSPI_RegularCmdTypeDef sCommand;
OSPI_MemoryMappedTypeDef sMemMappedCfg;
                         = HAL OSPI_FLASH_ID_1;
sCommand.FlashId
sCommand.InstructionMode = HAL OSPI INSTRUCTION 8 LINES;
sCommand.InstructionSize = HAL_OSPI_INSTRUCTION_8_BITS;
sCommand.InstructionDtrMode = HAL OSPI INSTRUCTION DTR DISABLE;
sCommand.AddressMode = HAL OSPI ADDRESS 8 LINES;
sCommand.AddressSize
                        = HAL OSPI ADDRESS 32 BITS;
sCommand.AddressDtrMode = HAL OSPI ADDRESS DTR ENABLE;
sCommand.AlternateBytesMode = HAL OSPI ALTERNATE BYTES NONE;
sCommand.DataMode
                        = HAL OSPI DATA 8 LINES;
sCommand.DataDtrMode
                        = HAL OSPI DATA DTR ENABLE;
sCommand.DQSMode
                         = HAL OSPI DQS ENABLE;
                          = HAL OSPI SIOO INST EVERY CMD;
sCommand.SIOOMode
sCommand.Address
                          = 0;
sCommand.NbData
                          = 1:
/* Memory-mapped mode configuration for Linear burst write operations */
sCommand.OperationType = HAL OSPI OPTYPE WRITE CFG;
sCommand.Instruction = LINEAR BURST WRITE;
sCommand.DummyCycles
                     = DUMMY_CLOCK_CYCLES_SRAM_WRITE;
if (HAL OSPI Command(&hospi1, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
Error Handler();
/* Memory-mapped mode configuration for Linear burst read operations */
sCommand.OperationType = HAL OSPI OPTYPE READ CFG;
sCommand.Instruction = LINEAR BURST READ;
sCommand.DummyCycles = DUMMY CLOCK CYCLES SRAM READ;
```

4

AN5050 Rev 12 57/102

```
if (HAL OSPI Command(&hospi1, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
{
Error_Handler();
/*Disable timeout counter for memory mapped mode*/
sMemMappedCfg.TimeOutActivation = HAL_OSPI_TIMEOUT COUNTER DISABLE;
/*Enable memory mapped mode*/
if (HAL OSPI MemoryMapped(&hospi1, &sMemMappedCfg) != HAL OK)
Error Handler();
/*----*/
/*This function is used to calibrate the Delayblock before initiating
USER's application read/write transactions*/
void DelayBlock Calibration(void)
/*buffer used for calibration*/
uint8_t Cal_buffer[] = " ****Delay Block Calibration Buffer**** ****Delay
****Delay Block Calibration Buffer**** ****Delay Block Calibration
Buffer**** ****Delay Block Calibration Buffer**** ";
uint16 t index;
__IO uint8_t *mem_addr;
uint8_t test_failed;
uint8 t delay = 0x0;
uint8_t Min_found = 0;
uint8_t Max_found = 0;
uint8_t Min_Window = 0x0;
uint8_t Max_Window = 0xF;
uint8_t Mid_window = 0;
uint8_t calibration_ongoing = 1;
/* Write the Cal buffer to the memory*/
mem_addr = (__IO uint8_t *)(OCTOSPI1_BASE);
for (index = 0; index < DLYB_BUFFERSIZE; index++)</pre>
*mem addr = Cal buffer[index];
mem addr++;
while (calibration ongoing)
/* update the Delayblock calibration */
HAL_RCCEx_OCTOSPIDelayConfig(delay, 0);
test failed = 0;
mem_addr = (__IO uint8_t *)(OCTOSPI1_BASE);
```

```
for (index = 0; index < DLYB_BUFFERSIZE; index++)</pre>
/* Read the Cal_buffer from the memory*/
if (*mem_addr != Cal_buffer[index])
/*incorrect data read*/
test_failed = 1;
}
mem_addr++;
}
         search for the Min window */
if (Min_found!=1)
if (test_failed == 1)
if (delay < 15)
delay++;
else
/* If delay set to maximum and error still detected: can't use external
PSRAM */
Error_Handler();
}
}
else
Min_Window = delay;
Min found=1;
delay = 0xF;
}
/*
             search for the Max window */
else if (Max_found!=1)
if (test_failed == 1)
if (delay > 0)
delay--;
else
{
```

57

59/102

```
/* If delay set to minimum and error still detected: can't use external
PSRAM */
Error_Handler();
}
else
Max Window = delay;
Max found=1;
}
/* min and max delay window found, configure the delay block with the middle
window value and exit calibration */
else
Mid_window = (Max_Window+Min_Window)/2;
HAL RCCEx OCTOSPIDelayConfig(Mid window, 0);
/* exit calibration */
calibration_ongoing = 0;
}
/* USER CODE END 4 */
```

Adding defines to the main.h file

Update the main.h file by inserting the defines in the adequate space (in green bold below).

Build and run the code.

#### II. Octo-SPI FLASH in Regular-command protocol example

In order to configure the OCTOSPI2 in Indirect/Memory-mapped mode and to configure the external Octo-SPI Macronix Flash memory allowing communication in DTR Octo-SPI mode (with DQS), some functions must be added to the project. Code can be added to the *main.c* file (see code below) or defines can be added to the *main.h* file (see *Adding defines to the main.h file*).

Adding code to the main.c file

Open the already generated project and follow the steps described below:

Note:

Update the main.c file by inserting the lines of code to include the needed functions in the adequate space indicated in green bold below. This task avoids loosing the user code in case of project regeneration.

a) Insert variables declarations in the adequate space (in green bold below).

b) Insert the functions prototypes in the adequate space (in green bold below).

c) Insert the functions to be called in the main() function, in the adequate space (in green bold below).

```
/* USER CODE BEGIN 1 */
uint16_t index1;
/* USER CODE END 1 */
```

47/

AN5050 Rev 12 61/102

```
/* USER CODE BEGIN 2 */
/*-----
/*----*/
/* Configure MX25LM51245G memory to DTR Octal I/O mode */
OctalDTR MemoryCfq();
/*----*/
/*----*/
/* Enable writing to memory using Octal Write Enable cmd */
OctalWriteEnable();
/* Enable Octal Software Polling to wait until WEL=1 */
OctalPollingWEL ();
/* Erasing first sector using Octal erase cmd */
OctalSectorErase();
/* Enable Octal Software Polling to wait until memory is ready WIP=0*/
OctalPollingWIP();
/*----*/
/*----*/
/* Enable writing to memory using Octal Write Enable cmd */
OctalWriteEnable();
/* Enable Octal Software Polling to wait until WEL=1 */
OctalPollingWEL();
/* Writing (using CPU) the aTxBuffer to the memory */
OctalDTR MemoryWrite();
/* Enable Octal Software Polling to wait until memory is ready WIP=0*/
OctalPollingWIP();
/*-----*/
/*----*/ Configure memory-mapped Octal SDR Read/write -----*/
EnableMemMapped();
/*-----*/
/*----*/ Reading from the NOR memory -----*/
for(index = 0; index < BUFFERSIZE; index++)</pre>
/* Reading back the written aTxBuffer in memory-mapped mode */
aRxBuffer[index] = *nor_memaddr;
if(aRxBuffer[index] != aTxBuffer[index])
/* Can add code to toggle a LED when data doesn't match */
nor_memaddr++;
/*-----*/
/* USER CODE END 2 */
```

d) Insert the function definitions, called in the main(), in the adequate space (in green bold below).

```
/* USER CODE BEGIN 4 */
/* This function Enables writing to the memory: write enable cmd is sent in
single SPI mode */
void WriteEnable(void)
OSPI RegularCmdTypeDef sCommand;
OSPI AutoPollingTypeDef sConfig;
/* Initialize the Write Enable cmd in single SPI mode */
sCommand.OperationType = HAL_OSPI_OPTYPE_COMMON_CFG;
sCommand.FlashId = HAL OSPI FLASH ID 1;
sCommand.Instruction = WRITE ENABLE CMD;
sCommand.InstructionMode = HAL_OSPI_INSTRUCTION_1_LINE;
sCommand.InstructionSize = HAL OSPI INSTRUCTION 8 BITS;
sCommand.InstructionDtrMode = HAL OSPI INSTRUCTION DTR DISABLE;
sCommand.AddressMode = HAL OSPI ADDRESS NONE;
sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
sCommand.DataMode = HAL OSPI DATA NONE;
sCommand.DummyCycles = 0;
sCommand.DQSMode = HAL_OSPI_DQS_DISABLE;
sCommand.SIOOMode = HAL_OSPI_SIOO INST EVERY CMD;
/* Send Write Enable command in single SPI mode */
if (HAL_OSPI_Command(&hospi2, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) !=
HAL OK)
Error_Handler();
/* Initialize Automatic-Polling mode to wait until WEL=1 */
sCommand.Instruction = READ STATUS REG CMD;
sCommand.DataMode = HAL OSPI DATA 1 LINE;
sCommand.DataDtrMode = HAL OSPI DATA DTR DISABLE;
sCommand.NbData = 1;
if (HAL OSPI Command(&hospi2, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
Error_Handler();
/* Set the mask to 0x02 to mask all Status REG bits except WEL */
/\ast Set the match to 0x02 to check if the WEL bit is set \ast/
sConfig.Match = WRITE_ENABLE_MATCH_VALUE;
sConfig.Mask = WRITE ENABLE MASK VALUE;
sConfig.MatchMode = HAL_OSPI_MATCH_MODE_AND;
sConfig.Interval = AUTO_POLLING_INTERVAL;
sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
```

7/

AN5050 Rev 12 63/102

```
/* Start Automatic-Polling mode to wait until WEL=1 */
if (HAL OSPI AutoPolling(&hospi2, &sConfig, HAL OSPI TIMEOUT DEFAULT VALUE)
!= HAL OK)
Error Handler();
/* This functions Enables writing to the memory: write enable cmd is sent in
Octal SPI mode */
void OctalWriteEnable(void)
OSPI_RegularCmdTypeDef sCommand;
/* Initialize the Write Enable cmd */
sCommand.OperationType = HAL OSPI OPTYPE COMMON CFG;
sCommand.FlashId = HAL_OSPI_FLASH_ID_1;
sCommand.Instruction = OCTAL_WRITE_ENABLE_CMD;
sCommand.InstructionMode = HAL OSPI INSTRUCTION 8 LINES;
sCommand.InstructionSize = HAL OSPI INSTRUCTION 16 BITS;
sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_ENABLE;
sCommand.AddressMode = HAL_OSPI_ADDRESS_NONE;
sCommand.AlternateBytesMode = HAL OSPI ALTERNATE BYTES NONE;
sCommand.DataMode = HAL_OSPI_DATA_NONE;
sCommand.DummyCycles = 0;
sCommand.DQSMode = HAL OSPI DQS DISABLE;
sCommand.SIOOMode = HAL_OSPI_SIOO_INST_EVERY_CMD;
/* Send Write Enable command in Octal mode */
if (HAL_OSPI_Command(&hospi2, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) !=
HAL_OK)
{
Error Handler();
/* This function Configures Software polling to wait until WEL=1 */
void OctalPollingWEL(void)
OSPI AutoPollingTypeDef sConfig;
OSPI_RegularCmdTypeDef sCommand;
/st Initialize Indirect read mode for Software Polling to wait until WEL=1 st/
sCommand.OperationType = HAL OSPI OPTYPE COMMON CFG;
sCommand.FlashId = HAL_OSPI_FLASH_ID_1;
sCommand.Instruction = OCTAL_READ_STATUS_REG_CMD;
sCommand.InstructionMode = HAL_OSPI_INSTRUCTION_8_LINES;
sCommand.InstructionSize = HAL_OSPI_INSTRUCTION_16_BITS;
sCommand.InstructionDtrMode = HAL OSPI INSTRUCTION DTR ENABLE;
sCommand.Address = 0x0;
sCommand.AddressMode = HAL_OSPI_ADDRESS_8_LINES;
```

```
sCommand.AddressSize = HAL OSPI ADDRESS 32 BITS;
sCommand.AddressDtrMode = HAL OSPI ADDRESS DTR ENABLE;
sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
sCommand.DataMode = HAL OSPI DATA 8 LINES;
sCommand.DataDtrMode = HAL OSPI DATA DTR ENABLE;
sCommand.NbData = 2;
sCommand.DummyCycles = DUMMY_CLOCK_CYCLES READ REG;
sCommand.DQSMode = HAL OSPI DQS DISABLE;
sCommand.SIOOMode = HAL OSPI SIOO INST EVERY CMD;
/* Set the mask to 0x02 to mask all Status REG bits except WEL */
/* Set the match to 0x02 to check if the WEL bit is Set */
sConfig.Match = WRITE ENABLE MATCH VALUE;
sConfig.Mask = WRITE ENABLE MASK VALUE;
sConfig.MatchMode = HAL OSPI MATCH MODE AND;
sConfig.Interval = 0x10;
sConfig.AutomaticStop = HAL OSPI AUTOMATIC STOP ENABLE;
if (HAL OSPI Command(&hospi2, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
Error Handler();
/* Start Automatic-Polling mode to wait until the memory is ready WEL=1 */
if (HAL OSPI AutoPolling(&hospi2, &sConfig, HAL OSPI TIMEOUT DEFAULT VALUE)
!= HAL OK)
Error Handler();
/* This function Configures Automatic-polling mode to wait until WIP=0 */
void AutoPollingWIP(void)
OSPI RegularCmdTypeDef sCommand;
OSPI_AutoPollingTypeDef sConfig;
/* Initialize Automatic-Polling mode to wait until WIP=0 */
sCommand.OperationType = HAL OSPI OPTYPE COMMON CFG;
sCommand.FlashId = HAL_OSPI_FLASH_ID_1;
sCommand.Instruction = READ STATUS REG CMD;
sCommand.InstructionMode = HAL OSPI INSTRUCTION 1 LINE;
sCommand.InstructionSize = HAL_OSPI_INSTRUCTION_8_BITS;
sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
sCommand.AddressMode = HAL OSPI ADDRESS NONE;
sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
sCommand.DummyCycles = 0;
sCommand.DQSMode = HAL OSPI DQS DISABLE;
```

77

AN5050 Rev 12 65/102

```
sCommand.SIOOMode = HAL OSPI SIOO INST EVERY CMD;
sCommand.DataMode = HAL OSPI DATA 1 LINE;
sCommand.NbData = 1;
sCommand.DataDtrMode = HAL OSPI DATA DTR DISABLE;
/* Set the mask to 0x01 to mask all Status REG bits except WIP */
/* Set the match to 0x00 to check if the WIP bit is Reset */
sConfig.Match = MEMORY READY MATCH VALUE;
sConfig.Mask = MEMORY READY MASK VALUE;
sConfig.MatchMode = HAL OSPI MATCH MODE AND;
sConfig.Interval = 0x10;
sConfig.AutomaticStop = HAL OSPI AUTOMATIC STOP ENABLE;
if (HAL OSPI Command(&hospi2, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
Error_Handler();
/* Start Automatic-Polling mode to wait until the memory is ready WIP=0 */
if (HAL OSPI AutoPolling(&hospi2, &sConfig, HAL OSPI TIMEOUT DEFAULT VALUE)
! = HAL_OK)
Error Handler();
}
/* This function Configures Software polling mode to wait the memory is
ready WIP=0 */
void OctalPollingWIP(void)
OSPI RegularCmdTypeDef sCommand;
OSPI AutoPollingTypeDef sConfig;
/* Initialize Automatic-Polling mode to wait until WIP=0 */
sCommand.OperationType = HAL OSPI OPTYPE COMMON CFG;
sCommand.FlashId = HAL OSPI FLASH ID 1;
sCommand.Instruction = OCTAL_READ_STATUS_REG_CMD;
sCommand.InstructionMode = HAL_OSPI_INSTRUCTION_8_LINES;
sCommand.InstructionSize = HAL OSPI INSTRUCTION 16 BITS;
sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_ENABLE;
sCommand.Address = 0x0;
sCommand.AddressMode = HAL OSPI ADDRESS 8 LINES;
sCommand.AddressSize = HAL_OSPI_ADDRESS_32_BITS;
sCommand.AddressDtrMode = HAL_OSPI_ADDRESS_DTR_ENABLE;
sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
sCommand.DataMode = HAL_OSPI_DATA_8_LINES;
sCommand.DataDtrMode = HAL OSPI DATA DTR ENABLE;
sCommand.NbData = 2;
sCommand.DummyCycles = DUMMY_CLOCK_CYCLES_READ_REG;
```

```
sCommand.DQSMode = HAL OSPI DQS DISABLE;
sCommand.SIOOMode = HAL_OSPI_SIOO INST EVERY CMD;
/* Set the mask to 0x01 to mask all Status REG bits except WIP */
/* Set the match to 0x00 to check if the WIP bit is Reset */
sConfig.Match = MEMORY READY MATCH VALUE;
sConfig.Mask = MEMORY_READY_MASK_VALUE;
sConfig.MatchMode = HAL_OSPI_MATCH_MODE AND;
sConfig.Interval = 0x10;
sConfig.AutomaticStop = HAL OSPI AUTOMATIC STOP ENABLE;
if (HAL_OSPI_Command(&hospi2, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) !=
HAL OK)
Error Handler();
/* Start Automatic-Polling mode to wait until the memory is ready WIP=0 */
if (HAL OSPI AutoPolling(&hospi2, &sConfig, HAL OSPI TIMEOUT DEFAULT VALUE)
!= HAL OK)
Error_Handler();
}
}
/*** This function configures the MX25LM51245G memory ***/
void OctalDTR MemoryCfg(void)
OSPI_RegularCmdTypeDef sCommand;
uint8 t tmp;
/* Enable writing to memory in order to set Dummy */
WriteEnable();
/* Initialize Indirect write mode to configure Dummy */
sCommand.OperationType = HAL OSPI OPTYPE COMMON CFG;
sCommand.FlashId = HAL OSPI FLASH ID 1;
sCommand.InstructionMode = HAL OSPI INSTRUCTION 1 LINE;
sCommand.InstructionSize = HAL OSPI INSTRUCTION 8 BITS;
sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
sCommand.Instruction = WRITE CFG REG 2 CMD;
sCommand.Address = CONFIG REG2 ADDR3;
sCommand.AddressMode = HAL_OSPI_ADDRESS_1_LINE;
sCommand.AddressSize = HAL OSPI ADDRESS 32 BITS;
sCommand.AddressDtrMode = HAL OSPI ADDRESS DTR DISABLE;
sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
sCommand.DataMode = HAL_OSPI_DATA_1_LINE;
sCommand.DataDtrMode= HAL OSPI DATA DTR DISABLE;
sCommand.NbData = 1;
sCommand.DummyCycles = 0;
sCommand.DQSMode = HAL OSPI DQS DISABLE;
```

AN5050 Rev 12 67/102

```
sCommand.SIOOMode = HAL OSPI SIOO INST EVERY CMD;
if (HAL OSPI Command(&hospi2, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
Error Handler();
/* Write Configuration register 2 with new dummy cycles */
tmp = CR2 DUMMY CYCLES 66MHZ;
if (HAL OSPI Transmit(&hospi2, &tmp, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
Error_Handler();
AutoPollingWIP();
/* Enable writing to memory in order to set Octal DTR mode */
WriteEnable();
/* Initialize OCTOSPI1 to Indirect write mode to configure Octal mode */
sCommand.Instruction = WRITE CFG REG 2 CMD;
sCommand.Address = CONFIG_REG2_ADDR1;
sCommand.AddressMode = HAL OSPI ADDRESS 1 LINE;
if (HAL OSPI Command(&hospi2, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
Error Handler();
/* Write Configuration register 2 with with Octal mode */
tmp = CR2 DTR OPI ENABLE;
if (HAL_OSPI_Transmit(&hospi2, &tmp, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) !=
HAL_OK)
Error_Handler();
}
/* This function erases the first memory sector */
void OctalSectorErase(void)
OSPI RegularCmdTypeDef sCommand;
/* Initialize Indirect write mode to erase the first sector */
sCommand.OperationType = HAL_OSPI_OPTYPE_COMMON_CFG;
sCommand.FlashId = HAL_OSPI_FLASH_ID_1;
sCommand.Instruction = OCTAL SECTOR ERASE CMD;
sCommand.InstructionMode = HAL OSPI INSTRUCTION 8 LINES;
sCommand.InstructionSize = HAL_OSPI_INSTRUCTION_16_BITS;
sCommand.InstructionDtrMode = HAL OSPI INSTRUCTION DTR ENABLE;
sCommand.AlternateBytesMode = HAL OSPI ALTERNATE BYTES NONE;
sCommand.DataMode = HAL_OSPI_DATA_NONE;
```

```
sCommand.DataDtrMode
                            = HAL OSPI DATA DTR ENABLE;
sCommand.DummyCycles = 0;
sCommand.DQSMode = HAL_OSPI_DQS_DISABLE;
sCommand.SIOOMode = HAL_OSPI_SIOO_INST_EVERY_CMD;
                            = HAL OSPI ADDRESS DTR ENABLE;
sCommand.AddressDtrMode
sCommand.AddressMode = HAL OSPI ADDRESS 8 LINES;
sCommand.AddressSize = HAL OSPI ADDRESS 32 BITS;
sCommand.Address = 0;
/* Send Octal Sector erase cmd */
if (HAL_OSPI_Command(&hospi2, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) !=
HAL OK)
Error Handler();
/* This function writes the memory */
void OctalDTR MemoryWrite(void)
OSPI_RegularCmdTypeDef sCommand;
/* Initialize Indirect write mode for memory programming */
sCommand.OperationType = HAL OSPI OPTYPE COMMON CFG;
sCommand.FlashId = HAL_OSPI_FLASH_ID_1;
sCommand.Instruction = OCTAL PAGE PROG CMD;
sCommand.InstructionMode = HAL OSPI INSTRUCTION 8 LINES;
sCommand.InstructionSize = HAL_OSPI_INSTRUCTION_16_BITS;
sCommand.AddressMode = HAL OSPI ADDRESS 8 LINES;
sCommand.AddressSize = HAL_OSPI ADDRESS 32 BITS;
sCommand.Address = 0x00000000;
sCommand.AlternateBytesMode = HAL OSPI ALTERNATE BYTES NONE;
sCommand.DataMode = HAL OSPI DATA 8 LINES;
sCommand.NbData = BUFFERSIZE;
sCommand.DummyCycles = 0;
sCommand.SIOOMode = HAL OSPI SIOO INST EVERY CMD;
sCommand.InstructionDtrMode = HAL OSPI INSTRUCTION DTR ENABLE;
sCommand.AddressDtrMode = HAL OSPI ADDRESS DTR ENABLE;
sCommand.DataDtrMode = HAL OSPI DATA DTR ENABLE;
sCommand.DQSMode = HAL_OSPI_DQS_ENABLE;
if (HAL OSPI Command(&hospi2, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
{
Error_Handler();
/* Memory Page programming */
if (HAL_OSPI_Transmit(&hospi2, aTxBuffer, HAL_OSPI_TIMEOUT_DEFAULT_VALUE)!=
HAL_OK)
{
```

57

AN5050 Rev 12 69/102

```
Error Handler();
/* This function enables memory-mapped mode for Read and Write */
void EnableMemMapped(void)
{ OSPI_RegularCmdTypeDef sCommand;
OSPI MemoryMappedTypeDef sMemMappedCfg;
/* Initialize memory-mapped mode for read operations */
sCommand.OperationType = HAL OSPI OPTYPE READ CFG;
sCommand.FlashId = HAL_OSPI_FLASH_ID_1;
sCommand.InstructionMode = HAL OSPI INSTRUCTION 8 LINES;
sCommand.InstructionSize = HAL OSPI INSTRUCTION 16 BITS;
sCommand.AddressMode = HAL OSPI ADDRESS 8 LINES;
sCommand.AddressSize = HAL OSPI ADDRESS 32 BITS;
sCommand.AlternateBytesMode = HAL OSPI ALTERNATE BYTES NONE;
sCommand.DataMode = HAL OSPI DATA 8 LINES;
sCommand.DummyCycles = DUMMY CLOCK CYCLES READ;
sCommand.SIOOMode = HAL OSPI SIOO INST EVERY CMD;
sCommand.Instruction = OCTAL IO DTR READ CMD;
sCommand.InstructionDtrMode = HAL OSPI INSTRUCTION DTR ENABLE;
sCommand.AddressDtrMode = HAL OSPI ADDRESS DTR ENABLE;
sCommand.DataDtrMode = HAL OSPI DATA DTR ENABLE;
sCommand.DQSMode = HAL OSPI DQS ENABLE;
if (HAL OSPI Command(&hospi2, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL_OK)
Error Handler();
/* Initialize memory-mapped mode for write operations */
sCommand.OperationType = HAL OSPI OPTYPE WRITE CFG;
sCommand.Instruction = OCTAL PAGE PROG CMD;
sCommand.DummyCycles = 0;
if (HAL OSPI Command(&hospi2, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL_OK)
Error Handler();
/* Configure the memory mapped mode with TimeoutCounter Disabled*/
sMemMappedCfg.TimeOutActivation = HAL OSPI TIMEOUT COUNTER DISABLE;
if (HAL_OSPI_MemoryMapped(&hospi2, &sMemMappedCfg) != HAL_OK)
Error_Handler();
}
/* USER CODE END 4 */
```

Adding defines to the main.h file

Update the main.h file by inserting the defines in the adequate space (in green bold below).

```
/* USER CODE BEGIN Private defines */
/* MX25LM512ABA1G12 Macronix memory */
/* Flash commands */
#define OCTAL IO DTR READ CMD
                                       0xEE11
#define OCTAL IO READ CMD
                                            0xEC13
#define OCTAL_PAGE_PROG_CMD
                                        0x12ED
#define OCTAL_READ_STATUS_REG_CMD 0x05FA
#define OCTAL SECTOR ERASE CMD
                                      0x21DE
#define OCTAL_WRITE_ENABLE_CMD
                                      0x06F9
#define READ_STATUS_REG_CMD
                                          0 \times 0.5
#define WRITE CFG REG 2 CMD
                                          0x72
#define WRITE ENABLE CMD
                                              0 \times 06
/* Dummy clocks cycles */
#define DUMMY_CLOCK_CYCLES_READ
                                              6
#define DUMMY CLOCK CYCLES READ REG
/* Auto-polling values */
#define WRITE_ENABLE_MATCH_VALUE
                                             0x02
#define WRITE ENABLE MASK VALUE
                                              0x02
#define MEMORY_READY_MATCH_VALUE
                                         0x00
#define MEMORY_READY_MASK_VALUE
                                          0 \times 01
#define AUTO_POLLING_INTERVAL
                                                   0x10
/* Memory registers address */
#define CONFIG REG2 ADDR1
                                                       0x0000000
#define CR2 STR OPI ENABLE
                                                        0 \times 01
#define CR2_DTR_OPI_ENABLE
                                                       0x02
#define CONFIG REG2 ADDR3
                                                      0x00000300
#define CR2_DUMMY_CYCLES_66MHZ
                                            0x07
/* Exported macro -----*/
#define COUNTOF( BUFFER ) (sizeof( BUFFER )/sizeof(*( BUFFER )))
/* Size of buffers */
#define BUFFERSIZE (COUNTOF(aTxBuffer) - 1)
/* USER CODE END Private defines */
```

• Build and run the code.

AN5050 Rev 12 71/102

#### III. Quad-SPI PSRAM in Regular-command protocol example

In order to configure the OCTOSPI1 in Indirect/Memory-mapped mode and to configure the external Quad-SPI PSRAM AP Memory allowing communication in STR Quad-SPI mode, some functions must be added to the project. Code can be added to the *main.c* file (see code below) or defines can be added to the *main.h* file (see *Adding defines to the main.h file*).

Adding code to the main.c file

Open the already generated project and follow the steps described below:

Note:

Update the main.c file by inserting the lines of code to include the needed functions in the adequate space indicated in green bold below. This task avoids loosing the user code in case of project regeneration.

a) Insert variables declarations in the adequate space (in green bold below).

```
/* USER CODE BEGIN PV */
/*buffer that we will write n times to the external memory , user can modify
the content to write his desired data */
uint8_t aTxBuffer[] = " **OCTOSPI/Quad-spi PSRAM Memory-mapped
communication example** ";
/* USER CODE END PV */
```

b) Insert the functions prototypes in the adequate space (in green bold below).

```
/* USER CODE BEGIN PFP */
void EnterQuadMode(void);
void EnableMemMappedQuadMode(void);
/* USER CODE END PFP */
```

c) Insert the functions to be called in the main() function, in the adequate space (in green bold below).

```
/* USER CODE BEGIN 1 */
__IO uint8_t *mem_addr;
uint32_t address = 0;
uint16_t index1;    /*index1 counter of bytes used when reading/writing 256
bytes buffer */
uint16_t index2;    /*index2 counter of 256 bytes buffer used when
reading/writing the 1Mbytes extended buffer */
/* USER CODE END 1 */
```

4

```
/* USER CODE BEGIN 2 */
/* Enter Quad Mode 4-4-4 -----*/
EnterQuadMode();
/* Enable Memory mapped in Quad mode -----*/
EnableMemMappedQuadMode();
/* Writing Sequence of 1Mbyte ----- */
mem_addr = (__IO uint8_t *)(OCTOSPI1_BASE + address);
for (index2 = 0; index2 < EXTENDEDBUFFERSIZE/BUFFERSIZE; index2++)</pre>
/*Writing 1Mbyte (256Byte BUFFERSIZE x 4096 times) */
for (index1 = 0; index1 < BUFFERSIZE; index1++)</pre>
*mem_addr = aTxBuffer[index1];
mem addr++;
/* Reading Sequence of 1Mbyte ----- */
mem addr = ( IO uint8 t *)(OCTOSPI1 BASE + address);
for (index2 = 0; index2 < EXTENDEDBUFFERSIZE/BUFFERSIZE; index2++)</pre>
/*Reading 1Mbyte (256Byte BUFFERSIZE x 4096 times)*/
for (index1 = 0; index1 < BUFFERSIZE; index1++)</pre>
if (*mem addr != aTxBuffer[index1])
/*can toggle led here*/
mem_addr++;
}
/*can toggle led here*/
/* USER CODE END 2 */
```

AN5050 Rev 12 73/102

d) Insert the function definitions, called in the main(), in the adequate space (in green bold below).

```
/* USER CODE BEGIN 4 */
/*Function to Enable Memory mapped mode in Quad mode 4-4-4*/
void EnableMemMappedQuadMode(void)
OSPI RegularCmdTypeDef sCommand;
OSPI MemoryMappedTypeDef sMemMappedCfg;
sCommand.FlashId
                          = HAL OSPI FLASH ID 1;
sCommand.InstructionMode = HAL OSPI INSTRUCTION 4 LINES;
sCommand.InstructionSize = HAL OSPI INSTRUCTION 8 BITS;
sCommand.InstructionDtrMode = HAL OSPI INSTRUCTION DTR DISABLE;
sCommand.AddressMode
                         = HAL OSPI ADDRESS 4 LINES;
sCommand.AddressSize
                           = HAL OSPI ADDRESS 24 BITS;
sCommand.AddressDtrMode = HAL OSPI ADDRESS DTR DISABLE;
sCommand.AlternateBytesMode = HAL OSPI ALTERNATE BYTES NONE;
sCommand.DataMode
                          = HAL OSPI DATA 4 LINES;
sCommand.DataDtrMode
                           = HAL OSPI DATA DTR DISABLE;
sCommand.SIOOMode
                           = HAL OSPI SIOO INST EVERY CMD;
sCommand.Address
                           = 0;
sCommand.NbData
                            = 1;
/* Memory-mapped mode configuration for Quad Read mode 4-4-4*/
sCommand.OperationType = HAL_OSPI_OPTYPE_READ_CFG;
sCommand.Instruction = FAST READ QUAD;
sCommand.DummyCycles
                      = FAST READ QUAD DUMMY CYCLES;
if (HAL_OSPI_Command(&hospi1, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) !=
HAL OK)
Error_Handler();
/* Memory-mapped mode configuration for Quad Write mode 4-4-4*/
sCommand.OperationType = HAL OSPI OPTYPE WRITE CFG;
sCommand.Instruction = QUAD WRITE;
sCommand.DummyCycles = WRITE QUAD DUMMY CYCLES;
                      = HAL_OSPI_DQS_ENABLE;
sCommand.DQSMode
if (HAL OSPI Command(&hospi1, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
{
Error_Handler();
/*Disable timeout counter for memory mapped mode*/
sMemMappedCfg.TimeOutActivation = HAL_OSPI_TIMEOUT_COUNTER_DISABLE;
/*Enable memory mapped mode*/
```

```
if (HAL OSPI MemoryMapped(&hospi1, &sMemMappedCfg) != HAL OK)
Error_Handler();
}
}
/*Function to configure the external memory in Quad mode 4-4-4*/
void EnterQuadMode(void)
OSPI_RegularCmdTypeDef sCommand;
sCommand.OperationType = HAL OSPI OPTYPE COMMON CFG;
sCommand.FlashId = HAL_OSPI_FLASH_ID_1;
sCommand.Instruction = ENTER_QUAD_MODE;
sCommand.InstructionMode = HAL OSPI INSTRUCTION 1 LINE;
sCommand.InstructionSize = HAL OSPI INSTRUCTION 8 BITS;
sCommand.InstructionDtrMode = HAL OSPI INSTRUCTION DTR DISABLE;
sCommand.AddressMode = HAL OSPI ADDRESS NONE;
sCommand.AlternateBytesMode = HAL OSPI ALTERNATE BYTES NONE;
sCommand.DataMode = HAL OSPI DATA NONE;
sCommand.DummyCycles = ENTER QUAD DUMMY CYCLES;
sCommand.DQSMode = HAL OSPI DQS DISABLE;
sCommand.SIOOMode = HAL OSPI SIOO INST EVERY CMD;
/*Enter QUAD mode*/
if (HAL OSPI Command(&hospi1, &sCommand, HAL OSPI TIMEOUT DEFAULT VALUE) !=
HAL_OK)
Error Handler();
/* USER CODE END 4 */
```

AN5050 Rev 12 75/102

Adding defines to the main.h file

Update the *main.h* file by inserting the defines in the adequate space (in green bold below).

```
/* USER CODE BEGIN Private defines */
/*APS1604M-3SQR PSRAM APmemory*/
#define FAST_READ_QUAD
                                                0xEB
#define QUAD_WRITE
                                                    0x38
#define FAST_READ_QUAD_DUMMY_CYCLES 6
#define WRITE_QUAD_DUMMY_CYCLES
#define ENTER_QUAD_DUMMY_CYCLES
#define QUAD_WRITE
                                                    0x38
#define ENTER_QUAD_MODE
                                            0x35
#define EXIT_QUAD_MODE
                                              0xF5
/* Exported macro -----
#define BUFFERSIZE
                             (COUNTOF(aTxBuffer) - 1)
sizeof(*(__BUFFER___)))
#define EXTENDEDBUFFERSIZE
                                    (1048576)
/* USER CODE END Private defines */
```

• Build and run the code.



#### IV. HyperFlash and HyperRAM memories with Multiplexed mode example

The following example shows how to read data from the external HyperFlash using DMA1, while the CPU reads data from the HyperRAM.

The DMA1 must be configured using the STM32CubeMX, with the following steps under system core:

- Select DMA.
- Under MemToMem, select Add.
- Configure the DMA request and the DMA request settings like the figure below.




Figure 34. STM32CubeMX - DMA1 configuration

In order to configure the OCTOSPI1 and OCTOSPI2 in Memory-mapped mode and to read data from the two external HyperBus memories, some functions must be added to the project. Code can be added to the *main.c* file (see code below) or defines can be added to the *main.h* file (see *Adding defines to the main.h file*).

Adding code to the main.c file

Open the already generated project and follow the steps described below:

Note:

Update the main.c file by inserting the lines of code to include the needed functions in the adequate space indicated in green bold below. This task avoids loosing the user code in case of project regeneration.

a) Insert variables declarations in the adequate space (in green bold below).

```
/* USER CODE BEGIN PV */
/*define a 64Kbyte buffer for HyperRam data read with CPU*/
#pragma location = 0x20020000
uint32_t RxHyperRAM[BUFFERSIZE];
/* USER CODE END PV */
```



AN5050 Rev 12 77/102

b) Insert the functions prototypes in the adequate space (in green bold below).

```
/* USER CODE BEGIN PFP */
void EnableMemMapped(void);
void DelayBlock_Calibration(void);
/* USER CODE END PFP */
```

c) Insert the functions to be called in the main() function, in the adequate space (in green bold below).

```
/* USER CODE BEGIN 1 */
/*pointer on OCTOSPI1 memory mapped address region*/
__IO uint32_t *OCTOSPI1_MEMMAPPED_ADD = (__IO uint32_t *)(OCTOSPI1_BASE);
/* USER CODE END 1 */
/* USER CODE BEGIN 2 */
/*Configure the MAXTRAN feature for 241 clock cycles for OCTOSPI1 and
OCTOSPI2 (4µs of max transaction period)*/
MAXTRAN Configuration();
/*Configure and Enable the Memory Mapped mode for both OCTOSPI1 and OCTOSPI2
respectively at address 0x90000000 and 0x70000000*/
EnableMemMapped();
/*Delay block Calibration*/
DelayBlock_Calibration();
/*Start Data read (64Kbyte) with DMA1 from the HyperFlash (0x70000000) to
the internal SRAM3 (0x20030000)*/
if(HAL_DMA_Start(&hdma_memtomem_dma1_channel1,OCTOSPI2_BASE, SRAM3_BASE,
BUFFERSIZE) != HAL OK)
Error Handler();
}
/*Start Data read (64Kbyte) with CPU from the HyperRAM (0x90000000) to
the internal SRAM2 (0x20020000) while the DMA is reading from HyperFLASH*/
for (index = 0; index < BUFFERSIZE; index++)</pre>
{
RxHyperRAM[index] = *OCTOSPI1_MEMMAPPED_ADD++;
/* USER CODE END 2 */
```

d) Insert the function definitions, called in the main(), in the adequate space (in green bold below).

```
/* USER CODE BEGIN 4 */
/* Memory-mapped mode configuration for OCTOSPI1 and OCTOSPI2-----*/
void EnableMemMapped(void)
OSPI_HyperbusCmdTypeDef sCommand;
OSPI MemoryMappedTypeDef sMemMappedCfg;
/* Memory-mapped mode configuration ----- */
sCommand.AddressSpace = HAL OSPI MEMORY ADDRESS SPACE;
sCommand.AddressSize = HAL_OSPI_ADDRESS_32_BITS;
sCommand.DQSMode
                     = HAL_OSPI_DQS_ENABLE;
sCommand.Address
                     = 0;
sCommand.NbData
                     = 1;
if (HAL_OSPI_HyperbusCmd(&hospi1, &sCommand,
HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
Error Handler();
if (HAL_OSPI_HyperbusCmd(&hospi2, &sCommand,
HAL OSPI TIMEOUT DEFAULT VALUE) != HAL OK)
Error_Handler();
sMemMappedCfq.TimeOutActivation = HAL OSPI TIMEOUT COUNTER ENABLE;
sMemMappedCfg.TimeOutPeriod
                               = 0x1;
if (HAL OSPI MemoryMapped(&hospi1, &sMemMappedCfg) != HAL OK)
Error Handler();
sMemMappedCfq.TimeOutActivation = HAL OSPI TIMEOUT COUNTER ENABLE;
sMemMappedCfg.TimeOutPeriod
if (HAL OSPI MemoryMapped(&hospi2, &sMemMappedCfg) != HAL OK)
Error Handler();
}
/*This function is used to calibrate the Delayblock before initiating
USER's application read/write transactions*/
void DelayBlock_Calibration(void)
```

AN5050 Rev 12 79/102

```
/*buffer used for calibration*/
uint8 t Cal buffer[] = " ****Delay Block Calibration Buffer**** ****Delay
Block Calibration Buffer*** ****Delay Block Calibration Buffer****
****Delay Block Calibration Buffer**** ****Delay Block Calibration
Buffer**** ****Delay Block Calibration Buffer**** ";
uint16_t index;
__IO uint8_t *mem_addr;
uint8_t test_failed;
uint8_t delay = 0x0;
uint8_t Min_found = 0;
uint8_t Max_found = 0;
uint8_t Min_Window = 0x0;
uint8_t Max_Window = 0xF;
uint8 t Mid window = 0;
uint8_t calibration_ongoing = 1;
/* Write the Cal buffer to the memory*/
mem_addr = (__IO uint8_t *)(OCTOSPI1_BASE);
for (index = 0; index < DLYB_BUFFERSIZE; index++)</pre>
*mem addr = Cal buffer[index];
mem_addr++;
while (calibration ongoing)
/* update the Delayblock calibration */
HAL RCCEx OCTOSPIDelayConfig(delay, 0);
test_failed = 0;
mem_addr = (__IO uint8_t *)(OCTOSPI1_BASE);
for (index = 0; index < DLYB BUFFERSIZE; index++)</pre>
/* Read the Cal buffer from the memory*/
if (*mem addr != Cal buffer[index])
/*incorrect data read*/
test failed = 1;
mem_addr++;
/*
          search for the Min window
```

```
if (Min_found!=1)
if (test_failed == 1)
{
if (delay < 15)
delay++;
else
/* If delay set to maximum and error still detected: can't use external
Memory*/
Error_Handler();
}
else
{
Min_Window = delay;
Min found=1;
delay = 0xF;
/*
              search for the Max window
                                        */
else if (Max_found!=1)
if (test failed == 1)
if (delay > 0)
delay--;
}
else
/* If delay set to minimum and error still detected: can't use external
Memory */
Error_Handler();
}
else
{
```

4

```
Max_Window = delay;
Max_found=1;
}
/* min and max delay window found , configure the delay block with the
middle window value and exit calibration */
else
Mid_window = (Max_Window+Min_Window)/2;
HAL_RCCEx_OCTOSPIDelayConfig(Mid_window, 0);
/* Exit calibration */
calibration_ongoing = 0;
}
/* MAXTRAN configuration function for OCTOSPI1 and OCTOSPI2 */
void MAXTRAN Configuration(void)
/*Maximum transaction configured for 4us*/
MODIFY REG(hospi1.Instance->DCR3, OCTOSPI DCR3 MAXTRAN, 0x000000F1);
MODIFY_REG(hospi2.Instance->DCR3, OCTOSPI_DCR3_MAXTRAN, 0x000000F1);
/* USER CODE END 4 */
```

Adding defines to the main.h file

Update the main.h file by inserting the defines in the adequate space (in green bold below).

• Build and run the code.

# 8 XSPI application example configuration with STM32CubeMX

This section provides typical XSPI implementation examples with STM32H7S7xx products, and STM32CubeMX examples using the STM32H7S78-DK Discovery kit for the STM32H7SL7H6H microcontroller.

This section also shows an example of basic XSPI configuration based on the STM32H7S78-DK Discovery kit for regular-command protocol in Memory-mapped mode for writing and reading from the XSPI PSRAM.

### 8.1 Hardware description

The STM32H7S78-DK Discovery kit embeds the 16-bits AP Memory PSRAM. This AP Memory APS256XXN-OBRx DDR Octal SPI PSRAM memory is connected to XSPIM Port 1.

As shown in *Figure 35*, the 16-bits AP Memory PSRAM memory is connected to the MCU, using each of the eleven pins:

- HEXASPI NCS
- HEXASPI CLK
- HEXASPI\_DQS0/1
- HEXASPI IO[0...15]




Figure 35. AP Memory PSRAM connection on STM32H7S78-DK

57

AN5050 Rev 12 83/102

## 8.2 Use case description

The adopted configuration for 16-bits AP Memory PSRAM is:

- XSPI1 signals mapped to Port 1 (AP Memory PSRAM), so XSPI1 must be set to Regular-command protocol
- DTR 16 mode (with DQS) with XSPI1 running at 200 MHz
- Write/read in Memory-mapped mode

## 8.3 XSPI GPIOs and clocks configuration

I-STM32CubeMX: GPIOs configuration

Once the STM32CubeMX project is created for the STM32H7S7L8H6H product, follow the steps below:

1. Select the *Pinout and Configuration* tab and, under *Connectivity*, expand the XSPI1 and the configuration as shown in *Figure 36*.




Figure 36. STM32CubeMX - Configuration of XSPI signals and mode

Configure the XSPI GPIOs to very-high speed.






Figure 37. STM32CubeMX - Setting GPIOs to very-high speed

#### II-STM32CubeMX: clocks configuration

In this example, the system clock is configured with:

- Main PLL is used as system source clock.
- SYSCLK set to 400MHz and HCLK set to 200 MHz (AP Memory PSRAM max frequency). In this example, the HCLK5 is used as clock source for XSPI1.
- System clock configuration:
  - Select the clock configuration tab.
  - In the Clock configuration tab, set the PLLs and the prescalers so that the system clock at 400MHz is as shown in *Figure 38*.




Figure 38. STM32CubeMX - System clock configuration

 XSPI clock source configuration: In the Clock configuration tab, select the SYSCLK clock source (see Figure 39).



AN5050 Rev 12 85/102

XSPI1 Clock Mux

HCLK5

PLL28

PLL28

PLL2T

MSv75412V1

Figure 39. STM32CubeMX - XSPI1 clock source configuration

III-XSPI configuration and parameter settings

After setting the XSPI1 GPIOs and the clock configurations, the user must configure the XSPI depending on the AP PSRAM memory and its communication protocol.

In the XSPI1 Configuration window, select the *Parameter Settings* tab and configure it as shown in *Figure 40*.




Figure 40. STM32CubeMX - Configuration of XSPI1 parameters

Build and run the project. At this stage, the user can build, debug, and run the project.

### 8.4 STM32CubeMX: Project generation

Once all of the GPIOs, the clock, and the XSPI configurations are set, generate the project with the desired toolchain (such as STM32CubeIDE, EWARM or MDK-ARM).

In order to configure the XSPI1 in Memory-mapped mode and to configure the external 16-bit AP Memory PSRAM allowing communication in DTR 16-bit mode (with DQS), some functions must be added to the project. Code can be added to the main.c file (see code below) or defines can be added to the *main.h* file (see Adding defines to the main.h file).

Open the already generated project and follow the steps described below.

Note:

Update the main.c file by inserting the lines of code to include the needed functions in the adequate space indicated in green bold below. This task avoids loosing the user code in case of project regeneration.

Adding code to the main.c file

/\* USER CODE END 1 \*/

/\* USER CODE BEGIN 2 \*/

```
Insert variables declarations in the adequate space (in green bold below).
/* USER CODE BEGIN PV */
/* Buffer used for transmission */
uint8 t aTxBuffer[BUFFERSIZE];
__IO uint8_t *mem_addr;
uint8 t CmdCplt, TxCplt , StatusMatch , RxCplt;
XSPI MemoryMappedTypeDef sMemMappedCfg;
/* USER CODE END PV */

 Insert the functions prototypes in the adequate space (in green bold below).

/* USER CODE BEGIN PFP */
uint32_t APS6408_WriteReg(XSPI_HandleTypeDef *Ctx, uint32_t Address,
uint8 t *Value);
uint32_t APS6408_ReadReg(XSPI_HandleTypeDef *Ctx, uint32_t Address, uint8_t
*Value, uint32_t LatencyCode);
static void Configure APMemory(void);
/* USER CODE END PFP */
       Insert the functions to be called in the main() function, in the adequate space (in
        green bold below).
/* USER CODE BEGIN 1 */
XSPI RegularCmdTypeDef sCommand = {0};
  uint16 t errorBuffer = 0;
  uint32 t index, index K;
```

```
Configure_APMemory();

/*Configure Memory Mapped mode*/

sCommand.OperationType = HAL_XSPI_OPTYPE_WRITE_CFG;
sCommand.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
sCommand.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
```

4

AN5050 Rev 12 87/102

```
sCommand.Instruction
                           = WRITE CMD;
                           = HAL XSPI ADDRESS 8 LINES;
 sCommand.AddressMode
  sCommand.AddressWidth
                            = HAL_XSPI_ADDRESS_32_BITS;
  sCommand.AddressDTRMode
                           = HAL XSPI ADDRESS DTR ENABLE;
  sCommand.Address
                             = 0x0;
  sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
  sCommand.DataMode
                            = HAL_XSPI_DATA_16_LINES;
 sCommand.DataDTRMode
                           = HAL XSPI DATA DTR ENABLE;
 sCommand.DataLength
                            = BUFFERSIZE;
 sCommand.DummyCycles
                           = DUMMY_CLOCK_CYCLES_WRITE;
  sCommand.DQSMode
                            = HAL XSPI DQS ENABLE;
if (HAL XSPI Command(&hxspi1, &sCommand,
HAL XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
  {
   Error Handler();
sCommand.OperationType = HAL XSPI OPTYPE READ CFG;
  sCommand.Instruction = READ CMD;
  sCommand.DummyCycles = DUMMY CLOCK CYCLES READ;
  sCommand.DQSMode = HAL XSPI DQS ENABLE;
if (HAL XSPI Command(&hxspi1, &sCommand, HAL XSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
   Error_Handler();
  sMemMappedCfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_ENABLE;
  sMemMappedCfg.TimeoutPeriodClock
                                    = 0x34;
if (HAL_XSPI_MemoryMapped(&hxspi1, &sMemMappedCfg) != HAL_OK)
   Error_Handler();
/*fill aTxBuffer */
for (index_K = 0; index_K < 10; index_K++)</pre>
   for (index = (index K * KByte); index < ((index K +1) * KByte);
index++)
     aTxBuffer[index] = index + index K;
   }
/*Writing Sequence ----- */
index_K=0;
```



```
for (index_K = 0; index_K < 10; index_K++)</pre>
   mem_addr = (uint8_t *)(XSPI1_BASE + (index_K * KByte));
    for (index = (index K * KByte); index < ((index K +1) * KByte);</pre>
index++)
    {
      *mem_addr = aTxBuffer[index];
     mem addr++;
    }
/* In memory-mapped mode, not possible to check if the memory is ready
    after the programming. So a delay corresponding to max page programming
   time is added */
HAL Delay(1);
  }
/* Reading Sequence ----- */
index_K=0;
 for (index_K = 0; index_K < 2; index_K++)</pre>
   mem_addr = (uint8_t *)(XSPI1_BASE + (index_K * KByte));
    for (index = (index K * KByte); index < ((index K +1) * KByte);</pre>
index++)
     if (*mem addr != aTxBuffer[index])
       /* can toggle led here*/
       errorBuffer++;
     mem_addr++;
    }
/* In memory-mapped mode, not possible to check if the memory is ready
    after the programming. So a delay corresponding to max page programming
   time is added */
HAL_Delay(1);
  }
 if (errorBuffer == 0)
  /* can toggle led here*/
  }
/* Abort XSPI driver to stop the memory-mapped mode ----- */ if
(HAL_XSPI_Abort(&hxspi1) != HAL_OK)
  {
```

AN5050 Rev 12 89/102

```
Error Handler();
 }
/* USER CODE END 2 */
/* USER CODE BEGIN 4 */
/***Write mode register*/
uint32 t APS6408 WriteReg(XSPI HandleTypeDef *Ctx, uint32 t Address,
uint8_t *Value)
 XSPI RegularCmdTypeDef sCommand1={0};
/*Initialize the write register command */
                         = HAL XSPI OPTYPE COMMON CFG;
sCommand1.OperationType
  sCommand1.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
  sCommand1.InstructionWidth
                              = HAL XSPI INSTRUCTION 8 BITS;
  sCommand1.InstructionDTRMode = HAL XSPI INSTRUCTION DTR DISABLE;
  sCommand1.Instruction
                             = WRITE REG CMD;
                             = HAL_XSPI_ADDRESS_8_LINES;
  sCommand1.AddressMode
                              = HAL XSPI ADDRESS 32 BITS;
  sCommand1.AddressWidth
  sCommand1.AddressDTRMode
                             = HAL XSPI ADDRESS DTR ENABLE;
  sCommand1.Address
                              = Address;
  sCommand1.AlternateBytesMode = HAL XSPI ALT BYTES NONE;
  sCommand1.DataMode
                             = HAL XSPI DATA 8 LINES;
  sCommand1.DataDTRMode
                             = HAL_XSPI_DATA_DTR_ENABLE;
  sCommand1.DataLength
                             = 2;
  sCommand1.DummyCycles
                              = 0;
  sCommand1.DQSMode
                              = HAL XSPI DQS DISABLE;
/* Configure the command*/
 if (HAL_XSPI_Command(Ctx, &sCommand1, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) !=
HAL_OK)
   return HAL_ERROR;
  }
/* Transmission of the data */
  if (HAL XSPI Transmit(Ctx, (uint8 t *)(Value),
HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
  {
    return HAL_ERROR;
 return HAL_OK;
```

```
/**Read mode register value*/
uint32 t APS6408 ReadReg(XSPI HandleTypeDef *Ctx, uint32 t Address, uint8 t
*Value, uint32_t LatencyCode)
 XSPI RegularCmdTypeDef sCommand;
/* Initialize the read register command */
                         = HAL XSPI OPTYPE COMMON CFG;
sCommand.OperationType
  sCommand.InstructionMode = HAL XSPI INSTRUCTION 8 LINES;
  sCommand.InstructionWidth = HAL XSPI INSTRUCTION 8 BITS;
  sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
                            = READ REG CMD;
  sCommand.Instruction
                            = HAL XSPI ADDRESS 8 LINES;
 sCommand.AddressMode
  sCommand.AddressWidth
                             = HAL_XSPI_ADDRESS_32_BITS;
  sCommand.AddressDTRMode
                            = HAL XSPI ADDRESS DTR ENABLE;
                             = Address;
  sCommand.Address
  sCommand.AlternateBytesMode = HAL XSPI ALT BYTES NONE;
  sCommand.DataMode
                             = HAL_XSPI_DATA_8_LINES;
  sCommand.DataDTRMode
                            = HAL XSPI DATA DTR ENABLE;
  sCommand.DataLength
                                = 2;
  sCommand.DummyCycles
                            = (LatencyCode - 1U);
  sCommand.DQSMode
                             = HAL_XSPI_DQS_ENABLE;
/* Configure the command */
if (HAL XSPI Command(Ctx, &sCommand, HAL XSPI TIMEOUT DEFAULT VALUE) !=
HAL OK)
 {
   return HAL ERROR;
  }
/* Reception of the data */
if (HAL_XSPI_Receive(Ctx, (uint8_t *)Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE)
!= HAL_OK)
   return HAL ERROR;
return HAL_OK;
}
/** Switch from Octal Mode to Hexa Mode on the memory*/
static void Configure APMemory(void)
/* MRO register for read and write */
```

57

AN5050 Rev 12 91/102

```
uint8_t regW_MR0[2]={0x24,0x8D}; /* To configure AP memory Latency Type
and drive Strength */
uint8_t regR_MR0[2]={0};
/* MR8 register for read and write */
uint8_t regW_MR8[2]={0x4B,0x08}; /* To configure AP memory Burst Type */
  uint8_t regR_MR8[2]={0};
/*Read Latency */
uint8_t latency=6;
/*Configure Read Latency and drive Strength */
if (APS6408_WriteReg(&hxspi1, MR0, regW_MR0) != HAL_OK)
    Error_Handler();
/* Check MR0 configuration */
if (APS6408_ReadReg(&hxspi1, MR0, regR_MR0, latency ) != HAL_OK)
  {
    Error_Handler();
/* Check MR0 configuration */
if (regR_MR0 [0] != regW_MR0 [0])
 {
    Error Handler() ;
  }
/* Configure Burst Length */
if (APS6408_WriteReg(&hxspi1, MR8, regW_MR8) != HAL_OK)
    Error Handler();
/* Check MR8 configuration */
if (APS6408 ReadReg(&hxspi1, MR8, regR MR8, 6) != HAL OK)
    Error_Handler();
  }
  if (regR_MR8[0] != regW_MR8[0])
    Error Handler() ;
```

```
}
}
/* USER CODE END 4 */
    Adding defines to the main.h file
Update the main.h file by inserting the defines in the adequate space (in green bold below).
/* USER CODE BEGIN EC */
/* Aps256xx APMemory memory */
/* Read Operations */
#define READ CMD 0x00
#define READ_LINEAR_BURST_CMD 0x20
/* Write Operations */
#define WRITE_CMD
                                                                   0x80
#define WRITE LINEAR BURST CMD 0xA0
/* Registers definition */
#define MR0 0x00000000
#define MR8 0x00000008
/* Register Operations */
#define READ REG CMD 0x40
#define WRITE_REG_CMD 0xC0
/* Default dummy clocks cycles */
#define DUMMY_CLOCK_CYCLES_READ 4
#define DUMMY CLOCK CYCLES WRITE 4
/* Size of buffers */
#define BUFFERSIZE 10240
#define KByte 1024
/* USER CODE END EC */
```

AN5050 Rev 12 93/102

Build and run the code.

## 9 Performance and power

This section explains how to get the best performances and how to decrease the application power consumption.

## 9.1 How to get the best read performance

There are three main recommendations to be followed in order to get the optimum reading performances:

- Configure OCTOSPI/HSPI/XSPI at its maximum speed.
- Use Octo-SPI, Hexadeca-SPI, and XSPI DTR mode for Regular command protocol.
- Reduce command overhead:

Each new read operation needs a command/address to be sent plus a latency period that leads to command overhead. In order to reduce command overhead and boost the read performance, the user must focus on the following points:

- Use large burst transfers
  - Since each access to the external memory issues command/address, it is beneficial to perform large burst transfers rather than small repetitive transfers. This action reduces command overhead.
- Sequential access
  - The best read performance is achieved if the stored data is read out sequentially, which avoids command and address overhead and then leads to reach the maximum performances at the operating OCTOSPI/HSPI/XSPI clock speed.
- Consider timeout counter

The user must consider that enabling timeout counter in Memory-mapped mode may increase the command overhead and then decrease the read performance. When timeout occurs, the OCTOSPI/HSPI/XSPI rises chip-select. After that, to read again from the external memory, a new read sequence needs to be initiated. It means that the read command must be issued again, which leads to command overhead.

Note that timeout counter allows decreasing power consumption, but if the performance is a concern, the user can increase the timeout period in the OCTOSPI\_LPTR/HSPI\_LPTR/XSPI\_LPTR register or even disable it.

## 9.2 Decreasing power consumption

One of the most important requirements in wearable and mobile applications is the power efficiency. Power consumption can be decreased by following the recommendations presented in this section.

To decrease the total application power-consumption, the STM32 is usually put in low-power mode. To reduce even more the current consumption, the connected memory can also be put in low-power mode.

#### 9.2.1 STM32 low-power modes

The STM32 low-power states are important requirements that must be considered as they have a direct effect on the overall application power consumption and on the Octo-SPI and Hexadeca-SPI interface state.

For more informations about STM32 low-power modes configuration, refer to the product reference manual.

## 9.2.2 Decreasing Octo-SPI, Hexadeca-SPI, and XSPI memory power consumption

In order to save more energy when the application is in low-power mode, it is recommended to put the memory in low-power mode before entering the STM32 in low-power mode.

#### Timeout counter usage

The timeout counter feature can be used to avoid any extra power-consumption in the external memory. This feature can be used only in Memory-mapped mode. When the clock is stopped for a long time and after a period of timeout elapsed without any access, the timeout counter releases the NCS pin to put the external memory in a lower-consumption state (so called Standby mode).

#### Put the memory in deep power-down mode

For most octal memory devices, the default mode after the power-up sequence, is the Standby low-power mode. In Standby mode, there is no ongoing operation. The NCS is high and the current consumption is relatively less than in operating mode.

To save more energy, some memory manufacturers provide another low-power mode commonly known DPD (deep power-down mode). This is different from Standby mode. During the DPD, the device is not active and most commands (such as write, program or read) are ignored.

The application can put the memory device in DPD mode before entering the STM32 in low-power mode, when the memory is not used. This action allows a reduction of the overall application power-consumption and a longer wakeup time.

#### **Entering and exiting DPD mode**

To enter DPD mode, a DPD command sequence must be issued to the external memory. Each memory manufacturer has its dedicated DPD command sequence.

To exit DPD mode, some memory devices require an RDP (release from deep power-down) command to be issued. For some other memory devices, a hardware reset leads to exit DPD mode.

Note: Refer to the relevant memory device datasheet for more details.



AN5050 Rev 12 95/102

Supported devices AN5050

## 10 Supported devices

The Octo-SPI, Hexadeca-SPI, and XSPI interface can operate in two different low-level protocols: Regular-command and HyperBus.

Thanks to the Regular-command frame format flexibility, any Single-SPI, Dual-SPI, Quad-SPI or Octo-SPI or 16-bit memory can be connected to an STM32 device. There are several suppliers of Octo-SPI or 16-bit compatible memories (such as Macronix, Adesto, Micron, AP Memory, Infineon, or Winbond).

Thanks to the HyperBus protocol support, several HyperRAM and HyperFlash memories are supported by the STM32 devices. Some memory manufacturers (such as Infineon, Winbond, or ISSI) provide HyperRAM and HyperFlash memories.

As already described in Section 7.2, the Macronix MX25LM51245GXDI0A Octo-SPI flash memory is embedded on the STM32L4R9I-EVAL and STM32L552E-EVAL boards, and on the STM32L4R9I-DISCO Discovery kit.

#### 11 Conclusion

Some STM32 MCUs provide a very flexible Octo-SPI, Hexadeca-SPI, and XSPI interface that fits memory hungry applications at a lower cost, and avoids the complexity of designing with external parallel memories by reducing pin count and offering better performances.

This application note demonstrates the excellent Octo-SPI, Hexadeca-SPI, and XSPI interface variety of features and flexibility on the STM32L4+ series, STM32L5 series STM32H7A3/B3/B0, STM32H72x/73x, STM32H5 series, STM32U5 series, STM32H7Rx/Sx, STM32N6 series, and STM32U3 series. The STM32 OCTOSPI, HSPI, and XSPI peripheral allows lower development costs and faster time to market.

AN5050 Revision history

## 12 Revision history

Table 9. Document revision history

Date	Revision	Changes
20-Oct-2017	1	Initial release.
27-Apr-2018	2	Updated  Section 1: Overview of the OCTOSPI interface in the STM32 MCUs system architecture  Section 4.2.2: Use case description  Section 4.2.3: OCTOSPI GPIOs and clocks configuration  Section 5.2: Decreasing power consumption and all its subsections  Section : STM32CubeMX: project generation on page 35  Section : STM32CubeMX: OCTOSPI2 peripheral configuration in HyperBus™ mode on page 46  Section : STM32CubeMX: project generation on page 47  Figure 10: Examples configuration: OCTOSPI1 set to regular-command mode and OCTOSPI2 set to HyperBus™  Figure 25: OCTOSPI2 peripheral configuration in HyperBus™ mode  Table 2: OCTOSPI availability and features across STM32 families  Added:  Section 5: Performance and power  Section 5.1: How to get the best read performance  Section 5: Supported devices
11-Oct-2019	3	Updated:  Doc title and Introduction  Section 1.1: OCTOSPI main features  Figure 1: STM32L4+ Series system architecture  Section 2.3: Memory-mapped mode  Added STM32L5 series:  Section 1.2: STM32L5 Series system architecture  Section 3.1: Connecting two octal memories to one Octo-SPI interface  Section 5.2: STM32 low-power modes  Conclusion  Removed Section 5.1.1: Read performance

Revision history AN5050

Table 9. Document revision history (continued)

Date	Revision	Changes
19-Dec-2019	4	Updated:  - Introduction and Table 1: Applicable products  - Section 1: Overview of the OCTOSPI in STM32 MCUs  - Table 2: OCTOSPI main features  - Section 1.2: OCTOSPI in a smart architecture  - Figure 1: STM32L4+ Series system architecture  - Figure 2: STM32L5 Series system architecture  - Section 2.1.2: OCTOSPI I/O manager  - Section 2.1.3: OCTOSPI delay block  - Section 2.3.3: Memory-mapped mode  - Section 3.1.1: GPIOs and OCTOSPI I/Os configuration  - Section 3.2: OCTOSPI configuration for regular-command protocol  - Section 3.3: OCTOSPI configuration for HyperBus protocol  - Section 4: OCTOSPI application examples  - Section 6: Supported devices  - Section 7: Conclusion  Added:  - Section 1.2.3: STM32H7A3/B3 system architecture  - Figure 5: OCTOSPI multiplexed mode use case example  Removed:  - Section Connecting two octal memories to one Octo-SPI interface  - Section 4.2.5 HyperBus protocol
27-Apr-2020	5	Updated:  - Table 2: OCTOSPI main features  - Section 1.2.1: STM32L4+ Series system architecture  - Figure 1, Figure 2 and Figure 3  - Structure of Section 2: Octo-SPI interface description  - Section 2.1: OCTOSPI hardware interface  - Section 2.1.2: OCTOSPI delay block  - Section 4.1.1: GPIOs and OCTOSPI I/Os configuration  - Section 4.2: OCTOSPI configuration for regular-command protocol  - Section 5: OCTOSPI application examples introduction  - Section 5.1.1: Using OCTOSPI in a graphical application  - Figure 13: Executing code from memory connected to OCTOSPI2  - STM32CubeMX: Project generation
28-Aug-2020	6	Updated:  - SMT32H72x/3x in Table 1: Applicable products and in the whole document  - Table 2: OCTOSPI main features  - STM32H7B0 in Section 1.2.3: STM32H7A3/7B3/7B0 system architecture  - new Section 1.2.4: STM32H72x/73x system architecture  - Section 6.2.1: STM32 low-power modes

AN5050 Revision history

Table 9. Document revision history (continued)

Date	Revision	Changes
27-Sep-2021	7	Updated: STM32U575/585 line added in  - Table 1: Applicable products  - Table 2: OCTOSPI and HSPI main features  - Section 3.1.2: OCTOSPI delay block  - Section 3.3.3: Memory-mapped mode  - Section 4: OCTOSPI I/O manager  - Section 9: Conclusion  Added:  - Section 2.2.5: STM32U5 series system architecture
13-Mar-2023	8	Updated:  OCTOSPI updated to OCTOSPI/HSPI  Table 1: Applicable products  Table 2: OCTOSPI and HSPI main features  Section 2.2: OCTOSPI, HSPI, and XSPI in a smart architecture  Section 2.2: STM32U5 series system architecture as an HSPI example  Figure 2: STM32U5 system architecture  Section 3: Octo/Hexadeca/XSPI interface description  Section 5.1.1: GPIOs, OCTOSPI/HSPI/XSPI I/Os configuration  Section 8: Supported devices  Added:  STM32U5 series, STM32H562/563/573 lines  Table 3: HSPI main features  Table 5: Instances on STM32U5 series devices  Section 2.2.3: STM32H7Rx/Sx system architecture as an XSPI example  Figure 3: STM32H7Rx/Sx system architecture  Section 3.1.2: HSPI pins and signal interface

Revision history AN5050

Table 9. Document revision history (continued)

Date	Revision	Changes
11-Mar-2024	9	Updated:  Document title  OCTOSPI/HSPI updated to OCTOSPI/HSPI/XSPI  Table 1: Applicable products  Chapter Table 2.  Section 2.2: OCTOSPI, HSPI, and XSPI in a smart architecture  Section 3.3: Two low-level protocols  Section 3.1.2: HSPI pins and signal interface  Section 3.3: Memory-mapped mode  Section 4: OCTOSPI and XSPI I/O managers  Section 5.1.1: GPIO, OCTOSPI/HSPI, and XSPI I/O configuration  Section 5.1.2: Interrupt and clock configuration  Figure 15: XSPI1, XSPI2, and XSPI3 clock scheme  Figure 25: STM32CubeMX - Setting PE13 pin to OCTOSPIM_P1_IO1 AF  Figure 26: STM32CubeMX - GPIOs setting window  Figure 27: STM32CubeMX - Setting GPIOs to very-high speed  Table 8: STM32CubeMX - Configuration of OCTOSPI parameters  Added:  STM32H7RX/SX line  STM32H7RX/SX line  STM32H7RX/S7, STM32H7R3/TS3 lines  Figure : For the XSPI, the user can configure the XSPIM_CR registers in order to select the desired source signals for the configured port as shown in the figure below:  Figure : To enable the Multiplexed mode for an OCTOSPI/XSPI interface, the user must configure the OCTOSPIM_PnCR (n = 1 to 2) register / XSPIM_CR register in order to:  Figure 14: HSPI clock scheme  Figure 15: XSPI1, XSPI2, and XSPI3 clock scheme  Section 2.2.3: STM32H7RX/Sx system architecture as an XSPI example  Section 2.2.3: STM32H7RX/Sx system architecture as an Calibration  Chapter 8: XSPI application example configuration with STM32CubeMX  Removed:  Section 2.2.4: STM32H5 system architecture  Section 2.2.4: STM32H7System architecture  Section 2.2.4: STM32H7System architecture  Section 2.2.6: STM32H5 system architecture  Section 2.2.6: STM32H5 system architecture  Section 1: Proceedings of the comment o

AN5050 Revision history

Table 9. Document revision history (continued)

Date	Revision	Changes
05-Aug-2024	10	Updated:  - Table 1: Applicable products.  - Section 3.1: OCTOSPI, HSPI, and XSPI hardware interfaces Added:  - STM32H523/533 lines  - Section 6: OCTOSPI and HSPI/XSPI interface calibration process. Removed Section: 3.3 HSPI and XSPI high-speed interfaces and calibration.
15-Nov-2024	11	Updated:  - Table 4: XSPI main features  - Section 3.1.2: HSPI pins and signal interface  - Section 3.1.3: XSPI pins and signal interface  - Section 3.4.3: Memory-mapped mode  - Section 4: OCTOSPI and XSPI I/O managers  - Figure 8: XSPI I/O manager Multiplexed mode to Port 1 when XSPI1 and XSPI2 are available  - Figure 10: XSPI I/O manager Swapped mode  - Figure 14: XSPI I/O manager configuration for two XSPI interfaces  - Section 5.1.1: GPIO, OCTOSPI/HSPI, and XSPI I/O configuration  - Section 5.1.2: Interrupt and clock configuration  - Figure 17: XSPI1, XSPI2, and XSPI3 clock scheme  - Section 5.2: OCTOSPI/HSPI/XSPI configuration for Regular-command protocol  - Section 5.3: OCTOSPI, HSPI, and XSPI configuration for HyperBus protocol  - Section 6.3: PHY calibration process  - Figure 20: Delay block diagram  - Section 8: XSPI application example configuration with STM32CubeMX  - Section 8.1: Hardware description  - Table 11: Conclusion  Added:  - Figure 9: XSPI I/O manager Multiplexed mode to Port 1 when XSPI1, XSPI2, and XSPI3 are available  - Figure 11: XSPI I/O manager Swapped mode for STM32N6xx
10-Feb-2025	12	Added STM32U3 series throughout the document.  Updated Figure 40: STM32CubeMX - Configuration of XSPI1 parameters

#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved