```
module Comparator_10b(A, B, out);
                  logic [9:0] A, B;
         input
 3
         output logic out;
 4
5
6
7
8
9
         logic [10:0] car, outty;
         genvar i;
         generate
             for(i=0; i<11; i++) begin : eachFA if (i == 0)
10
                    F_Adder FA(.A(~A[i]), .B(B[i]), .c_in(1'b1),
                                                                                  .out(outty[i]), .c_out(car[i
11
      ]));
12
                else if (i == 10)
                    F_Adder FA(.A(1'b1),
                                                           .c_{in}(car[i-1]),
                                                                                  .out(outty[i]), .c_out(car[i
13
                                             .B(0),
      ]));
                else
15
                    F_Adder FA(.A(\sim A[i]), .B(B[i]), .c_in(car[i-1]),
                                                                                  .out(outty[i]), .c_out(car[i
      ]));
16
             end
17
         endgenerate
18
19
         assign out = ((car[10]&(\sim car[9]))|(car[10]&outty[10])|((\sim car[9])&outty[10]));
20
      endmodule
21
22
23
24
     module F_Adder(A, B, c_in, out, c_out);
                 logic A, B, c_in;
25
         output logic out, c_out;
26
27
         assign out
                         = (A \land B) \land c_{in};
         assign c_out = (c_in&(A^B))|(A&B);
28
29
      endmodule
30
     module F_Adder_10b(A_in, B_in, c_in, out, c_out);
input logic [9:0] A_in, B_in;
output logic [9:0] out;
31
32
33
34
         input
                  logic c_in;
35
         output logic c_out;
36
37
         logic [8:0] car;
38
39
         genvar i;
40
         generate
             for(i=0; i<10; i++) begin : eachFA
41
42
                 if (i == 0)
43
                    F_Adder FA(.A(A_in[i]), .B(B_in[i]), .c_in,
                                                                                     .out(out[i]), .c_out(car[i
      ]));
44
                else if (i == 9)
45
                    F_Adder FA(.A(A_in[i]), .B(B_in[i]), .c_in(car[i-1]), .out(out[i]), .c_out);
46
47
                    F_Adder FA(.A(A_in[i]), .B(B_in[i]), .c_in(car[i-1]), .out(out[i]), .c_out(car[i
      ]));
48
             end
49
         endgenerate
50
51
52
      endmodule
53
54
     module F_Adder_testbench();
         logic A, B, c_in, out, c_out;
55
56
57
         F_Adder dut(A, B, c_in, out, c_out);
58
         initial begin
59
             A \le 0; B \le 0; c_{in} \le 0; \#10;
60
             A \le 0; B \le 0; c_in \le 1; \#10;
61
             A \le 0; B \le 1; c_i n \le 0; \#10;
                                c_in <= 1; #10;
62
             A <= 0; B <= 1;
             A <= 1;
63
                      B \le 0; c_{in} \le 0; \#10;
             A <= 1; B <= 0; C_in <= 1; #10;
A <= 1; B <= 1; C_in <= 0; #10;
A <= 1; B <= 1; C_in <= 1; #10;
65
66
67
         end
68
      endmodule
69
     module F_Adder_10b_testbench();
    logic [9:0] A, B, out;
70
71
```

```
logic c_in, c_out;
 73
74
75
76
            F_Adder_10b dut(A, B, c_in, out, c_out);
            integer i, j;
 77
 78
            initial begin
 79
                for (i = 0; i<1024; i++) begin
                    A = i;

for (j = 0; j < 1024; j++) begin

B = j;

c_in = 0; #10;

c_in = 1; #10;
 80
 81
82
 83
 84
85
                    end
 86
87
88
                end
            end
        endmodule
 89
 90
        module Comparator_10b_testbench ();
 91
            logic [9:0] A, B;
 92
93
94
95
            logic out;
            Comparator_10b dut(A, B, out);
 96
            integer i, j;
 97
 98
            initial begin
                for ( i = 0; i < 1024; i++) begin
A = i;
for (j = 0; j < 1024; j++) begin
B = j; #10;
 99
100
101
102
103
                    end
104
                end
105
            end
106
        endmodule
107
```