```
module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
         input logic CLOCK_50; // 50MHz clock.
 3
         output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5; output logic [9:0] LEDR; input logic [3:0] KEY; // True when not pressed, False when pressed
 4
 5
6
7
                 logic [9:0] SW;
          input
 8
 9
          // Generate clk off of CLOCK_50, whichClock picks rate.
10
          logic [31:0] clk;
          parameter whichClock = 15;
11
12
          clock_divider cdiv (.clock(CLOCK_50),.reset(reset),.divided_clocks(clk));
13
14
          // Hook up FSM inputs and outputs.
15
          logic _reset, game_reset, Compr_out, victory_l, victory_r;
         logic [1:0] U_In_out, buttons1, buttons2;
logic [2:0] Computer_count, Player_count;
logic [9:0] LFSR_out;
16
17
18
         logic [9:1] leds;
19
20
21
         lfsr_10 LFSR (.clk(clk[whichClock]), .reset(reset), .out(LFSR_out));
22
23
         Comparator_10b Compr (.A(\{1'b0, SW[8:0]\}), .B(LFSR_out), .out(Compr_out));
24
25
         UserInput U_In (.clk(clk[whichClock]), .reset(game_reset), .buttons(buttons2), .out(
      U_In_out));
26
27
         genvar i;
28
29
         generate
             for (i = 1; i < 10; i++) begin : EachLed
  if (i == 1)</pre>
30
                     Light2_Led(.clk(clk[whichClock]), .reset(game_reset), .is_center(1'b0), .in({
31
      U_In_out, leds[i+1],1'b0}),
                                             .out(leds[i]));
32
                 else if (i == 5)
     Light2 Led(.clk(clk[whichClock]), .reset(game_reset), .is_center(1'b1), .in({
U_In_out, leds[i+1], leds[i-1]}),.out(leds[i]));
else if (i == 9)
33
34
                     Light2 Led(.clk(clk[whichClock]), .reset(game_reset), .is_center(1'b0), .in({b0, leds[i-1]}), .out(leds[i]));
35
      U_In_out, 1'b0,
                 else
36
37
                     Light2 Led(.clk(clk[whichClock]), .reset(game_reset), .is_center(1'b0), .in({
      U_In_out, leds[i+1],leds[i-1]}),.out(leds[i]));
38
39
         endgenerate
40
41
         Victory2 v (.clk(clk[whichClock]), .reset, .in({U_In_out, leds[9], leds[1]}), .out({
      victory_1, victory_r}));
42
         Counter_3b Computer (.clk(clk[whichClock]), .reset, .in(victory_l), .out(Computer_count));
Counter_3b Player (.clk(clk[whichClock]), .reset, .in(victory_r), .out(Player_count));
43
44
45
46
                       (.bcd({1'b0, Computer_count}), .leds(HEX5));
47
         seq7 right (.bcd({1'b0, Player_count}),
48
49
50
         // Show signals on LEDRs so we can see what is happening.
         assign reset = SW[9];
assign LEDR[9:1] = leds[9:1];
51
52
         assign LEDR[0] = reset;
53
54
         assign game_reset = (victory_1 | victory_r | reset);
55
         // Filter the user input
always_ff @(posedge clk[whichClock]) begin
56
57
58
             buttons1 <= {Compr_out, ~KEY[0]};</pre>
59
             buttons2 <= buttons1;</pre>
60
         end
61
      endmodule
62
63
      // divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
64
      module clock_divider (clock, reset, divided_clocks);
65
         input logic reset, clock;
output logic [31:0] divided_clocks = 0;
66
67
68
69
         always_ff @(posedge clock) begin
70
             divided_clocks <= divided_clocks + 1;</pre>
```

```
end
 72
73
74
        endmodule
        module Cyber_War_testbench();
 75
            logic CLOCK_50;
 76
77
            logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
logic [3:0] KEY;
 78
79
            logic [9:0] LEDR, SW;
 80
            DE1_SOC dut(CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
 81
 82
            parameter CLOCK_PERIOD = 50;
 83
84
            initial begin
                CLOCK_50 <= 0;
 85
                forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;</pre>
 86
87
 88
            initial begin
                                                                                               @(posedge CLOCK_50);
 89
                SW[9] \stackrel{=}{\sim} 1;
                                                                                               @(posedge CLOCK_50);
                SW<= 10'b0000010000;
 90
                                                                                               @(posedge CLOCK_50);
 91
                                                                                               @(posedge CLOCK_50);
 92
93
94
                                                                                              @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
 95
 96
97
                                                                                               @(posedge CLOCK_50);
                                                                                               @(posedge CLOCK_50);
 98
                                                                                               @(posedge CLOCK_50);
                                                                                              @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
 99
100
101
102
103
                                                                                               @(posedge CLOCK_50);
104
105
                                                                                               @(posedge CLOCK_50);
106
                                                                                               @(posedge CLOCK_50);
107
                $stop;
            end
108
109
        endmodule
```

110 111 112