

```
1  module seg7 (bcd, leds);
2  input logic [3:0] bcd;
3  output logic [6:0] leds;
4
5  always_comb begin
6  case (bcd)
7  // Light: 6543210
8  4'b0000: leds = 7'b1000000; // 0
9  4'b0001: leds = 7'b1111001; // 1
10 4'b0010: leds = 7'b0100100; // 2
11 4'b0011: leds = 7'b0110000; // 3
12 4'b0100: leds = 7'b0011001; // 4
13 4'b0101: leds = 7'b0010010; // 5
14 4'b0110: leds = 7'b0000010; // 6
15 4'b0111: leds = 7'b1111000; // 7
16 4'b1000: leds = 7'b0000000; // 8
17 4'b1001: leds = 7'b0010000; // 9
18 default: leds = 7'bx;
19 endcase
20 end
21 endmodule
22
23
24 module seg7_testbench();
25 logic [3:0] bcd;
26 logic [6:0] leds;
27
28 seg7 dut (.bcd, .leds);
29
30 integer i;
31 initial begin
32 for(i=0; i<16; i++) begin
33 {bcd[3], bcd[2], bcd[1], bcd[0]} = i; #10;
34 end
35 end
36 endmodule
37
```