```
module lights(clk, reset, in, out);
         input logic clk, reset;
input logic [1:0] in;
 2
3
 4
5
6
7
         output logic [2:0] out;
         logic [1:0] ps, in1, in2;
 8
9
         always begin
             case (ps)
10
                 2'b0
                           out = 3'b101;
                 2'b1:
11
                           out = 3'b100;
                           out = 3'b001;
out = 3'b010;
12
                 2'b10:
13
                 2'b11:
14
                default: out = 3'bX;
15
             endcase
16
         end
17
18
19
         always_ff @(posedge clk) begin
             in1 <= in;
20
         end
21
22
         always_ff @(posedge clk) begin
23
24
             in2 \ll in1;
         end
25
26
27
         //DFF
         always_ff @(posedge clk) begin
28
             if (reset)
29
                ps <= 2'b11;
30
             else
                case (ps) 2'b0:
31
32
33
                               ps <= 2'b11;
if (in2 == 2'b1)
                    2'b1:
                                                    ps <= 2'b10;
34
                                                    ps <= 2'b11;
                               else
                               if (in2 == 2'b10) ps <= 2'b1;
35
                    2'b10:
                                                    ps <= 2'b11;
36
                               else
37
                    2'b11:
                               ps <= in2;
38
                    default: ps <= 2'bX;</pre>
39
                endcase
40
         end
41
42
      endmodule
43
     module lights_testbench();
44
         logic clk, reset;
logic [1:0] in;
45
46
         logic [2:0] out;
47
48
49
         lights dut(clk, reset, in, out);
50
51
52
         // Set up the clock.
         parameter CLOCK_PERIOD=100;
53
54
          initial begin
             c1k \ll 0;
55
             forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
56
57
58
         // Set up the inputs to the design. Each line is a clock cycle.
59
         initial begin
60
                                          @(posedge clk);
61
                                          @(posedge clk);
             reset \leftarrow 1;
             reset <=0; in <= 2'b0;
                                          @(posedge clk);
63
                                          @(posedge clk)
64
                                          @(posedge clk);
             in <= 2'b10;
                                          @(posedge clk);
65
66
                                          @(posedge clk);
67
                                          @(posedge clk);
68
                                          @(posedge clk);
69
70
71
72
                                          @(posedge clk);
                                          @(posedge clk);
                                          @(posedge clk);
             in <= 2'b01;
                                          @(posedge clk);
73
                                          @(posedge clk);
                                          @(posedge clk);
```