module Light(clk, reset, is_center, l_in, r_in, l_on, r_on, out);

```
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
```

66

67

73

```
clk, reset, is_center, l_in, r_in, l_on, r_on;
   logic [3:0]
                     in;
   assign in[0] = r_on;
   assign in[1] assign in[2]
                 = 1_on;
   assign in[2] = r_in;
assign in[3] = l_in;
   output logic
                    out;
   typedef enum logic {ON, OFF} state;
   state ps, ns;
   always_comb begin
       case (ps)
                 if ((in == 4'b0100) | (in == 4'b1000)) ns = OFF;
          ON:
                 if ((in == 4'b0110) | (in == 4'b1001)) ns = ON;
          OFF:
                 else
                                                              ns = OFF;
       endcase
   end
   assign out = (ps == ON);
   always_ff @(posedge clk) begin
       if (reset)
          if (is_center) ps <= ON;</pre>
          else
                           ps <= OFF;
       else
          ps <= ns;
   end
endmodule
module CenterLight_testbench();
   logic
                 clk, reset, is_center, l_in, r_in, l_on, r_on;
   logic
                 out:
   assign is_center = 1;
   Light dut(clk, reset, is_center, l_in, r_in, l_on, r_on, out);
   parameter CLOCK_PERIOD=100;
   initial begin
       c1k \ll \overline{0};
       forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
   end
   initial begin
                                                                            @(posedge clk);
                                                                            @(posedge clk);
          reset \leftarrow 1;
          reset \leftarrow 0; 1_{in} \leftarrow 0; r_{in} \leftarrow 0; 1_{on} \leftarrow 0; r_{on} \leftarrow 0;
                                                                            @(posedge clk);
                                                                            @(posedge clk);
                                                                            @(posedge clk)
                                                                            @(posedge clk)
          r_in <= 1;
          r_in <= 0; r_on <= 1;
                                                                            @(posedge clk):
                                                                            @(posedge clk);
                                                                            @(posedge clk);
                                                                            @(posedge clk);
          r_in <= 1;
          r_{in} <= 0; r_{on} <= 0;
                                                                            @(posedge clk);
                                                                            @(posedge clk)
                                                                            @(posedge clk);
          l_in <= 1;
l_in <= 0; r_on <= 1;</pre>
                                                                            @(posedge clk)
                                                                            @(posedge clk)
                                                                            @(posedge clk)
                                                                            @(posedge clk)
          l_in <= 1;
                                                                            @(posedge clk);
          1_{in} <= 0; r_{on} <= 0;
                                                                            @(posedge clk);
                                                                            @(posedge clk)
                                                                            @(posedge clk)
          1_in <= 1;
                                                                            @(posedge clk);
          l_in <= 0; l_on <= 1;
                                                                            @(posedge clk);
                                                                            @(posedge clk);
                                                                            @(posedge clk);
          l_{in} <= 1;
                                                                            @(posedge clk);
```

```
1_{in} <= 0; 1_{on} <= 0;
                                                                                       @(posedge clk);
 76
                                                                                       @(posedge clk);
 77
78
79
                                                                                       @(posedge clk);
                  r_in <= 1;
r_in <= 0; l_on <= 1;
                                                                                       @(posedge clk);
                                                                                       @(posedge clk);
 80
                                                                                       @(posedge clk)
 81
                                                                                       @(posedge clk)
                  r_in <= 1;
r_in <= 0; l_on <= 0;
                                                                                       @(posedge clk)
 82
83
84
85
86
87
88
89
                                                                                       @(posedge clk);
                                                                                       @(posedge clk);
                                                                                       @(posedge clk);
                                                                                       @(posedge clk);
                  reset \leftarrow 1;
                                                                                       @(posedge clk);
                  reset \leftarrow 0;
              $stop;
           end
 90
       endmodule
 91
 92
93
       module NormalLight_testbench();
 94
95
                         clk, reset, is_center, l_in, r_in, l_on, r_on;
           logic
                         out:
 96
97
           assign is_center = 0;
 98
 99
           Light dut(clk, reset, is_center, l_in, r_in, l_on, r_on, out);
100
101
           parameter CLOCK_PERIOD=100;
102
           initial begin
103
              c1k \ll 0;
104
              forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
105
106
107
           initial begin
                                                             @(posedge clk);
108
                                                                                       @(posedge clk);
109
                                                                                       @(posedge clk);
                  reset \leftarrow 0; 1_{in} \leftarrow 0; r_{in} \leftarrow 0; 1_{on} \leftarrow 0; r_{on} \leftarrow 0;
110
                                                                                       @(posedge clk);
111
                                                                                       @(posedge clk);
112
                                                                                       @(posedge clk);
                  r_{in} <= 0; l_{on} <= 1;
                                                                                       @(posedge clk);
113
114
                                                                                       @(posedge clk);
115
                                                                                       @(posedge clk);
                                                                                       @(posedge clk);
@(posedge clk);
                  r_in <= 1;
r_in <= 0; l_on <= 0;
116
                                                                                       @(posedge clk)
118
                                                                                       @(posedge clk)
119
120
                  r_in <= 1;
                                                                                       @(posedge clk);
                  r_{in} <= 0; r_{on} <= 1;
                                                                                       @(posedge clk);
122
                                                                                       @(posedge clk);
123
                                                                                       @(posedge clk);
124
                  r_in <= 1;
r_in <= 0; r_on <= 0;
                                                                                       @(posedge clk)
125
                                                                                       @(posedge clk);
                                                                                       @(posedge clk);
126
                                                                                       @(posedge clk);
128
                                                                                       @(posedge clk)
                  l_in <= 1;
                  1_in <= 0; r_on <= 1;
129
                                                                                       @(posedge clk);
                                                                                       @(posedge clk);
130
131
                                                                                       @(posedge clk);
132
                                                                                       @(posedge clk);
                  l_in <= 1;
133
                  1_{in} <= 0; r_{on} <= 0;
                                                                                       @(posedge clk);
134
                                                                                       @(posedge clk);
                                                                                       @(posedge clk);
135
                  l_in <= 1;
l_in <= 0; l_on <= 1;</pre>
                                                                                       @(posedge clk);
                                                                                       @(posedge clk)
                                                                                       @(posedge clk)
138
139
                                                                                       @(posedge clk);
140
                  l_in <= 1;
                                                                                       @(posedge clk);
                  1_{in} <= 0; 1_{on} <= 0;
141
                                                                                       @(posedge clk);
                                                                                       @(posedge clk);
142
                                                                                       @(posedge clk);
143
144
                                                                                       @(posedge clk);
                  reset \leftarrow 1;
145
                  reset <= 0:
                                                                                       @(posedge clk);
146
              $stop;
147
          end
148
       endmodule
```

Date: February 19, 2020