

```

1  module Light(clk, reset, is_center, l_in, r_in, l_on, r_on, out);
2      input logic      clk, reset, is_center, l_in, r_in, l_on, r_on;
3      logic [3:0]      in;
4      assign in[0] = r_on;
5      assign in[1] = l_on;
6      assign in[2] = r_in;
7      assign in[3] = l_in;
8      output logic      out;
9
10     typedef enum logic {ON, OFF} state;
11     state ps, ns;
12
13     always_comb begin
14         case (ps)
15             ON: if ((in == 4'b0100) | (in == 4'b1000)) ns = OFF;
16                 else ns = ON;
17             OFF: if ((in == 4'b0110) | (in == 4'b1001)) ns = ON;
18                  else ns = OFF;
19         endcase
20     end
21
22     assign out = (ps == ON);
23
24     always_ff @(posedge clk) begin
25         if (reset)
26             if (is_center) ps <= ON;
27             else ps <= OFF;
28         else
29             ps <= ns;
30     end
31 endmodule
32
33 module CenterLight_testbench();
34
35     logic      clk, reset, is_center, l_in, r_in, l_on, r_on;
36     logic      out;
37
38     assign is_center = 1;
39
40     Light dut(clk, reset, is_center, l_in, r_in, l_on, r_on, out);
41
42     parameter CLOCK_PERIOD=100;
43     initial begin
44         clk <= 0;
45         forever #(CLOCK_PERIOD/2) clk <= ~clk;
46     end
47
48     initial begin
49         reset <= 1;                                     @(posedge clk);
50         reset <= 0; l_in <= 0; r_in <= 0; l_on <= 0; r_on <= 0;  @(posedge clk);
51                                                         @(posedge clk);
52                                                         @(posedge clk);
53                                                         @(posedge clk);
54         r_in <= 1;                                         @(posedge clk);
55         r_in <= 0; r_on <= 1;                             @(posedge clk);
56                                                         @(posedge clk);
57                                                         @(posedge clk);
58         r_in <= 1;                                         @(posedge clk);
59         r_in <= 0; r_on <= 0;                             @(posedge clk);
60                                                         @(posedge clk);
61                                                         @(posedge clk);
62         l_in <= 1;                                         @(posedge clk);
63         l_in <= 0; r_on <= 1;                             @(posedge clk);
64                                                         @(posedge clk);
65                                                         @(posedge clk);
66         l_in <= 1;                                         @(posedge clk);
67         l_in <= 0; r_on <= 0;                             @(posedge clk);
68                                                         @(posedge clk);
69                                                         @(posedge clk);
70         l_in <= 1;                                         @(posedge clk);
71         l_in <= 0; l_on <= 1;                             @(posedge clk);
72                                                         @(posedge clk);
73                                                         @(posedge clk);
74         l_in <= 1;                                         @(posedge clk);

```

```

75         l_in <= 0; l_on <= 0;
76
77
78         r_in <= 1;
79         r_in <= 0; l_on <= 1;
80
81
82         r_in <= 1;
83         r_in <= 0; l_on <= 0;
84
85
86         reset <= 1;
87         reset <= 0;
88     $stop;
89 end
90 endmodule
91
92 module NormalLight_testbench();
93
94     logic        clk, reset, is_center, l_in, r_in, l_on, r_on;
95     logic        out;
96
97     assign is_center = 0;
98
99     Light dut(clk, reset, is_center, l_in, r_in, l_on, r_on, out);
100
101     parameter CLOCK_PERIOD=100;
102     initial begin
103         clk <= 0;
104         forever #(CLOCK_PERIOD/2) clk <= ~clk;
105     end
106
107     initial begin
108         reset <= 1;
109         reset <= 0; l_in <= 0; r_in <= 0; l_on <= 0; r_on <= 0;
110
111
112         r_in <= 1;
113         r_in <= 0; l_on <= 1;
114
115
116         r_in <= 1;
117         r_in <= 0; l_on <= 0;
118
119
120         r_in <= 1;
121         r_in <= 0; r_on <= 1;
122
123
124         r_in <= 1;
125         r_in <= 0; r_on <= 0;
126
127
128         l_in <= 1;
129         l_in <= 0; r_on <= 1;
130
131
132         l_in <= 1;
133         l_in <= 0; r_on <= 0;
134
135
136         l_in <= 1;
137         l_in <= 0; l_on <= 1;
138
139
140         l_in <= 1;
141         l_in <= 0; l_on <= 0;
142
143
144         reset <= 1;
145         reset <= 0;
146     $stop;
147 end
148 endmodule

```