```
module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
                  logic CLOCK_50; // 50MHz clock.
 2
3
         output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
 4
 5
6
7
8
9
         output logic [9:0] LEDR; input logic [3:0] KEY; // True when not pressed, False when pressed
         input logic [9:0] SW;
          // Hook up FSM inputs and outputs.
10
          logic reset;
11
         assign reset = SW[9]; // Reset when SW[9] is switched.
12
13
         logic BL, BR;
14
15
         logic [9:1] out;
logic [1:0] keys1, keys2;
16
17
         always_ff @(posedge CLOCK_50) begin
   keys1[0] <= KEY[0];</pre>
18
19
             keys1[1] \leftarrow KEY[3];
20
         end
21
22
         always_ff @(posedge CLOCK_50) begin
23
24
             keys2 <= keys1;
          end
25
                            (.clk(CLOCK_50), .reset, .key(keys2[1]), .out(BL));
(.clk(CLOCK_50), .reset, .key(keys2[0]), .out(BR));
26
         UserIn Left
27
         UserIn Right
28
29
         Light one
                        (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[<mark>2</mark>]),
        .r_{on}(0),
                           .out(out[1]));
30
         Light two
                        (.clk(CLOCK_50),
                                            .reset, .is_center(0), .1_in(BL), .r_in(BR), .1_on(out[3]),
        .r_on(out[1]), .out(out[2]));
Light three (.clk(CLOCK_50),
31
                                             .reset, .is_center(\frac{0}{0}), .l_in(BL), .r_in(BR), .l_on(out[\frac{4}{0}),
        .r_on(out[2]), .out(out[3]));
Light four (.clk(CLOCK_50),
32
                                             .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[5]),
        .r_on(out[3]),
                          .out(out[4]));
                       (.c1k(CLOC\bar{k}_{50}).
33
                                             .reset, .is_center(1), .1_in(BL), .r_in(BR), .1_on(out[6]),
         Light five
        .r_on(out[4]), .out(out[5]));
34
                        (.c1k(CLOCK_50),
                                             .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[7]),
         Light six
        .r_on(out[5]), .out(out[6]));
35
         Light seven (.clk(CLOCK_50),
                                            .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[8]),
        .r_on(out[6]), .out(out[7])); \\ Light eight (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[9]), \\
36
        .r_on(out[7]), .out(out[8]));
Light nine (.clk(CLOCK_50),
37
                                             .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(0),
               .r_on(out[8]), .out(out[9]));
38
39
40
         assign LEDR[9:1] = out[9:1];
41
42
         Victory V (.clk(CLOCK_50), .reset, .l_in(BL), .r_in(BR), .l_on(out[9]), .r_on(out[1]), .
      out(HEX0));
43
44
          // Show signals on LEDRs so we can see what is happening.
45
         assign LEDR[0] = reset;
46
47
      endmodule
48
49
      module Tug_Testbench();
50
51
          logic CLOCK_50;
         logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5; logic [3:0] KEY; logic [9:0] LEDR;
53
54
         logic [9:0] SW;
55
56
         DE1_SOC dut(CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
57
58
         parameter CLOCK_PERIOD = 100;
59
          initial begin
60
             CLOCK_50 \ll 0;
61
             forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;</pre>
62
         end
63
64
         initial begin
                                                                                      @(posedge CLOCK_50);
```

66

67

68 69

80

81 82 83

84

85

86

87 88 89

90

91

92

93

94

95

96 97

98 99 100

101

102 103

104

105 106

107 108 109

110 111

112 113

114

115

116

117 118 119

120 121 122

123

124

125

126 127 128

129 130 131

132

133

134

135 136

137 138

\$stop;

@(posedge CLOCK_50);

end
endmodule

139 140

Revision: DE1_SoC