	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
1	DE1_SoC	29 (0)	32 (0)	0	0	67	0	DE1_SoC	DE1_SoC	work
1	I	26 (26)	26 (26)	0	0	0	0	DE1_SoC	clock_divide	work
	clock_divi							clock_divide	r	
L	der:cdiv							r:cdiv		
2	lights:l	3 (3)	6 (6)	0	0	0	0	DE1_SoC	lights	work
								lights:l		