```
1   module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
2      input  logic CLOCK_50; // 50MHz clock.
3      output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
4      output logic [9:0] LEDR;
5      input  logic [3:0] KEY; // True when not pressed, False when pressed
6      input  logic [9:0] SW;
7
8      // Generate clk off of CLOCK_50, whichClock picks rate.
9      logic [31:0] clk;
10     parameter whichClock = 25;
11     clock_divider cdiv (.clock(CLOCK_50),.reset(reset),.divided_clocks(clk));
12
13     // Hook up FSM inputs and outputs.
14     logic reset;
15     assign reset = ~KEY[0]; // Reset when KEY[0] is pressed.
16
17     lights l (.clk(clk[whichClock]), .reset, .in(SW[1:0]), .out(LEDR[2:0]));
18
19     // Show signals on LEDRs so we can see what is happening.
20     assign LEDR[9] = clk[whichClock];
21     assign LEDR[7] = reset;
22
23  endmodule
24
25  // divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
26  module clock_divider (clock, reset, divided_clocks);
27     input logic reset, clock;
28     output logic [31:0] divided_clocks = 0;
29
30     always_ff @(posedge clock) begin
31        divided_clocks <= divided_clocks + 1;
32     end
33  endmodule
34
```