2 3 4

11

 $\overline{14}$ 

15

16 17

38 39

41

42 43

62

63

64

65

66

67

```
module Victory2(clk, reset, in, out);
         input logic clk, reset;
// Left On, Right On, Left In, Right In
input logic [3:0] in;
output logic [1:0] out;
          logic [1:0] ps, ns;
          always_comb begin
             case (ps)
2'b00:
                                         (in == 4'b1010)
                                                               ns = 2'b10;
12
13
                                                               ns = 2'b01;
                                        (in == 4'b0101)
                             else if
                                                               ns = 2'b00;
                             else
                                                               ns = 2'b00;
                  default
              endcase
          end
18
19
20
21
22
23
24
25
26
27
28
29
33
33
33
33
33
37
          always_ff @(posedge clk) begin
              if (reset)
                 ps <= 2'b00;
              else
                 ps <= ns;</pre>
              out <= ns;
          end
      endmodule
      module Victory_testbench();
          logic clk, reset, l_in, r_in, l_on, r_on;
logic [1:0] out;
          Victory2 dut(clk, reset, {l_in, r_in, l_on, r_on}, out);
          parameter CLOCK_PERIOD=100;
          initial begin
              c1k \ll 0;
              forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
40
          initial begin
                                                                                      @(posedge clk);
                                                                                      @(posedge clk);
                                                                                      @(posedge clk);
              reset \leftarrow 1;
                                                                                      @(posedge clk);
@(posedge clk);
              reset <= 0; l_in <= 0; r_in <= 0; l_on <= 0; r_on <= 0;
                                                                                      @(posedge clk)
              l_in <= 1;
              1_{in} <= 0;
                                                                                      @(posedge clk);
                                                                                      @(posedge clk);
48
49
50
51
53
54
55
56
57
59
                                                                                      @(posedge clk)
             l_in <= 1;
l_in <= 0; l_on <= 1;</pre>
                                                                                      @(posedge clk);
                                                                                      @(posedge clk);
                                                                                      @(posedge clk):
                                                                                      @(posedge clk);
              l_in <= 1;
                                                                                      @(posedge clk);
              1_{in} <= 0; 1_{on} <= 0;
                                                                                      @(posedge clk):
                                                                                      @(posedge clk):
                                                                                      @(posedge clk);
              l_{in} <= 1;
                                                                                      @(posedge clk):
              1_{in} <= 0;
                                                                                      @(posedge clk)
                                                                                      @(posedge clk);
60
                                                                                      @(posedge clk);
61
                                                                                      @(posedge clk)
              r_{in} \ll 1;
              r_{in} \ll 0;
                                                                                      @(posedge clk);
                                                                                      @(posedge clk);
                                                                                      @(posedge clk)
                                                                                      @(posedge clk);
              reset <= 0; 1_in <= 0; r_in <= 0; 1_on <= 0; r_on <= 0;
                                                                                      @(posedge clk);
                                                                                      @(posedge clk):
68
69
70
71
72
73
74
75
76
             r_in <= 1;
r_in <= 0;
                                                                                      @(posedge clk):
                                                                                      @(posedge clk);
                                                                                      @(posedge clk)
                                                                                      @(posedge clk):
                                                                                      @(posedge clk);
              r_in <= 1;
              r_{in} <= 0; r_{on} <= 1;
                                                                                      @(posedge clk);
                                                                                      @(posedge clk):
                                                                                      @(posedge clk);
              r_in <= 1;
                                                                                      @(posedge clk);
```