	on Hierarchy Node	Combinati onal ALUTs	Logic Registers	Memory Bits	DSP Blocks	Pins	Pins	Full Hierarchy Name	Entity Name	Library Name
1	DE1_SoC Comparat or_10b:Co mpr	85 (2) 7 (0)		0	0	_	0		DE1_SoC Comparator _10b	work work
	 F_Adder:e achFA[6]. FA	4 (4)	0 (0)	o	0	0	0	DE1_SoC Comparator _10b:Comp r F_Adder:eac hFA[6].FA		work
	 F_Adder:e achFA[8]. FA	1 (1)	0 (0)	0	0	0	0	DE1_SoC Comparator _10b:Comp r F_Adder:eac hFA[8].FA		work
	 F_Adder:e achFA[9]. FA	2 (2)	o (o)	o	0	0	0	DE1_SoC Comparator _10b:Comp r F_Adder:eac hFA[9].FA	_	work
2	Counter_3 b:Comput er	3 (3)	3 (3)	0	0	0	0	DE1_SoC Counter_3b: Computer	Counter_3b	work
3	 Counter_3 b:Player	3 (3)	3 (3)	0	0	0	0	DE1_SoC Counter_3b: Player	Counter_3b	work
	 Light2:Eac hLed[1].Le d	2 (2)	1 (1)	0	0	0	0	DE1_SoC Light2:Each Led[1].Led	Light2	work
	l Light2:Eac hLed[2].Le d	4 (4)	1 (1)	0	o	0	0	DE1_SoC Light2:Each Led[2].Led	Light2	work
6	I	4 (4)	1 (1)	0	0	0	0	DE1_SoC	Light2	work

	Compilati on Hierarchy Node	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	Light2:Eac hLed[3].Le d							Light2:Each Led[3].Led		
	 Light2:Eac hLed[4].Le d	4 (4)	1 (1)	0	O	0	0	DE1_SoC Light2:Each Led[4].Led	Light2	work
	l Light2:Eac hLed[5].Le d	1 (1)	1 (1)	0	0	0	0	DE1_SoC Light2:Each Led[5].Led	Light2	work
	 Light2:Eac hLed[6].Le d	4 (4)	1 (1)	0	o	0	0	DE1_SoC Light2:Each Led[6].Led	Light2	work
	l Light2:Eac hLed[7].Le d	4 (4)	1 (1)	0	O	0	0	DE1_SoC Light2:Each Led[7].Led	Light2	work
	 Light2:Eac hLed[8].Le d	4 (4)	1 (1)	0	o	0	0	DE1_SoC Light2:Each Led[8].Led	Light2	work
	 Light2:Eac hLed[9].Le d	2 (2)	1 (1)	0	o	0	0	DE1_SoC Light2:Each Led[9].Led	Light2	work
	 UserInput: U_In	4 (4)	2 (2)	0	0	0	0	DE1_SoC UserInput:U _In	UserInput	work
14	 Victory2:v	6 (6)	4 (4)	0	0	0	0	DE1_SoC Victory2:v	Victory2	work
	 clock_divi der:cdiv	16 (16)	16 (16)	0	0	0	0	DE1_SoC clock_divide r:cdiv	clock_divide r	work
	 fsr_10:LF SR	1 (1)	20 (20)	0	0	0	0	DE1_SoC lfsr_10:LFS R	lfsr_10	work
17	seg7:left	7 (7)	0 (0)	0	О	0	0	DE1_SoC	seg7	work

	Compilati on Hierarchy	Combinati onal ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
	Node									
								seg7:left		
18	1	7 (7)	0 (0)	0	О	0	0	DE1_SoC	seg7	work
	seg7:right							seg7:right		