

```

1  module Comparator_10b(A, B, out);
2      input logic [9:0] A, B;
3      output logic out;
4
5      logic [10:0] car, outty;
6
7      genvar i;
8      generate
9          for(i=0; i<11; i++) begin : eachFA
10             if (i == 0)
11                 F_Adder FA(.A(~A[i]), .B(B[i]), .c_in(1'b1), .out(outty[i]), .c_out(car[i
12             ]));
13             else if (i == 10)
14                 F_Adder FA(.A(1'b1), .B(0), .c_in(car[i-1]), .out(outty[i]), .c_out(car[i
15             ]));
16             else
17                 F_Adder FA(.A(~A[i]), .B(B[i]), .c_in(car[i-1]), .out(outty[i]), .c_out(car[i
18             ]));
19         end
20     endgenerate
21
22     assign out = ((car[10]&(~car[9]))|(car[10]&outty[10])|((~car[9])&outty[10]));
23 endmodule
24
25 module F_Adder(A, B, c_in, out, c_out);
26     input logic A, B, c_in;
27     output logic out, c_out;
28
29     assign out = (A^B)^c_in;
30     assign c_out = (c_in&(A^B))|(A&B);
31 endmodule
32
33 module F_Adder_10b(A_in, B_in, c_in, out, c_out);
34     input logic [9:0] A_in, B_in;
35     output logic [9:0] out;
36     input logic c_in;
37     output logic c_out;
38
39     logic [8:0] car;
40
41     genvar i;
42     generate
43         for(i=0; i<10; i++) begin : eachFA
44             if (i == 0)
45                 F_Adder FA(.A(A_in[i]), .B(B_in[i]), .c_in, .out(out[i]), .c_out(car[i
46             ]));
47             else if (i == 9)
48                 F_Adder FA(.A(A_in[i]), .B(B_in[i]), .c_in(car[i-1]), .out(out[i]), .c_out);
49             else
50                 F_Adder FA(.A(A_in[i]), .B(B_in[i]), .c_in(car[i-1]), .out(out[i]), .c_out(car[i
51             ]));
52         end
53     endgenerate
54 endmodule
55
56 module F_Adder_testbench();
57     logic A, B, c_in, out, c_out;
58
59     F_Adder dut(A, B, c_in, out, c_out);
60
61     initial begin
62         A <= 0; B <= 0; c_in <= 0; #10;
63         A <= 0; B <= 0; c_in <= 1; #10;
64         A <= 0; B <= 1; c_in <= 0; #10;
65         A <= 0; B <= 1; c_in <= 1; #10;
66         A <= 1; B <= 0; c_in <= 0; #10;
67         A <= 1; B <= 0; c_in <= 1; #10;
68         A <= 1; B <= 1; c_in <= 0; #10;
69         A <= 1; B <= 1; c_in <= 1; #10;
70     end
71 endmodule
72
73 module F_Adder_10b_testbench();
74     logic [9:0] A, B, out;

```

```
72     logic c_in, c_out;
73
74     F_Adder_10b dut(A, B, c_in, out, c_out);
75
76     integer i, j;
77
78     initial begin
79         for (i = 0; i < 1024; i++) begin
80             A = i;
81             for (j = 0; j < 1024; j++) begin
82                 B = j;
83                 c_in = 0; #10;
84                 c_in = 1; #10;
85             end
86         end
87     end
88 endmodule
89
90 module Comparator_10b_testbench ();
91     logic [9:0] A, B;
92     logic out;
93
94     Comparator_10b dut(A, B, out);
95
96     integer i, j;
97
98     initial begin
99         for (i = 0; i < 1024; i++) begin
100             A = i;
101             for (j = 0; j < 1024; j++) begin
102                 B = j; #10;
103             end
104         end
105     end
106 endmodule
107
```