```
module lfsr_10(clk, reset, out);
 2
3
          input logic clk, reset;
output logic [9:0] out;
 4
 5
6
7
          logic [9:0] ps;
          always_ff @(posedge clk) begin
 8
              if (reset)
                  ps = 9'b0;
10
              else begin
                  ps[0] <= ~(ps[9]^ps[6]);
ps[1] <= ps[0];
ps[2] <= ps[1];
11
12
13
14
                  ps [3]
                         \neq ps[2]
15
                  ps [4]
                         \neq ps[3]
                  ps[5]
ps[6]
ps[7]
                         <= ps[4];
<= ps[5];
<= ps[6];
<= ps[7];
16
17
18
                  ps [8]
19
20
21
22
23
24
                  ps[9] <= ps[8];
                  out
                          <= ps;
              end
          end
      endmodule
25
26
27
      module lfsr_10_testbench();
          logic clk, reset;
logic [9:0] out;
28
29
30
           lfsr_10 dut(.clk, .reset, .out);
31
32
           parameter CLOCK_PERIOD = 100;
33
34
35
          initial begin
              c1k \ll 0;
36
37
              forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
          end
38
39
          integer i;
40
          initial begin
41
                                             @(posedge clk);
42
                                             @(posedge clk);
              reset \leftarrow 1;
                                             @(posedge clk);
              43
44
45
                  @(posedge clk);
46
              end
47
              $stop;
48
          end
49
      endmodule
50
```