

```

1  module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
2      input logic CLOCK_50; // 50MHz clock.
3      output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
4
5      output logic [9:0] LEDR;
6      input logic [3:0] KEY; // True when not pressed, False when pressed
7      input logic [9:0] SW;
8
9      // Hook up FSM inputs and outputs.
10     logic reset;
11     assign reset = SW[9]; // Reset when SW[9] is switched.
12
13     logic BL, BR;
14     logic [9:1] out;
15     logic [1:0] keys1, keys2;
16
17     always_ff @(posedge CLOCK_50) begin
18         keys1[0] <= KEY[0];
19         keys1[1] <= KEY[3];
20     end
21
22     always_ff @(posedge CLOCK_50) begin
23         keys2 <= keys1;
24     end
25
26     UserIn Left    (.clk(CLOCK_50), .reset, .key(keys2[1]), .out(BL));
27     UserIn Right   (.clk(CLOCK_50), .reset, .key(keys2[0]), .out(BR));
28
29     Light one      (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[2]),
30     .r_on(0),      .out(out[1]));
31     Light two      (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[3]),
32     .r_on(out[1]), .out(out[2]));
33     Light three    (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[4]),
34     .r_on(out[2]), .out(out[3]));
35     Light four     (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[5]),
36     .r_on(out[3]), .out(out[4]));
37     Light five     (.clk(CLOCK_50), .reset, .is_center(1), .l_in(BL), .r_in(BR), .l_on(out[6]),
38     .r_on(out[4]), .out(out[5]));
39     Light six      (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[7]),
40     .r_on(out[5]), .out(out[6]));
41     Light seven    (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[8]),
42     .r_on(out[6]), .out(out[7]));
43     Light eight    (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(out[9]),
44     .r_on(out[7]), .out(out[8]));
45     Light nine     (.clk(CLOCK_50), .reset, .is_center(0), .l_in(BL), .r_in(BR), .l_on(0),
46     .r_on(out[8]), .out(out[9]));
47
48
49     assign LEDR[9:1] = out[9:1];
50
51     Victory V (.clk(CLOCK_50), .reset, .l_in(BL), .r_in(BR), .l_on(out[9]), .r_on(out[1]), .
52     out(HEX0));
53
54     // Show signals on LEDRs so we can see what is happening.
55     assign LEDR[0] = reset;
56 endmodule
57
58 module Tug_Testbench();
59     logic CLOCK_50;
60     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
61     logic [3:0] KEY;
62     logic [9:0] LEDR;
63     logic [9:0] SW;
64
65     DE1_SoC dut(CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
66
67     parameter CLOCK_PERIOD = 100;
68     initial begin
69         CLOCK_50 <= 0;
70         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;
71     end
72
73     initial begin
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

```

Revision: DE1 SoC

```
139     end  
140 endmodule
```