```
module UserIn (clk, reset, key, out);
 23456789
         input logic clk, reset, key;
         output logic out;
         typedef enum logic {A, B} state;
         state ps, ns;
         always_comb begin
             case (ps)
10
                A: if (key)
                                  ns = B;
11
                    else
                                  ns = A;
12
13
                B: if (key)
                                  ns = B;
                    else
                                  ns = A;
14
15
             endcase
         end
16
17
         assign out = ((ps == A) & key);
18
19
         always_ff @(posedge clk) begin
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
             if (reset)
                ps <= A;
             else
                ps <= ns;
         end
     endmodule
     module UserIn_testbench();
         logic clk, reset, key;
         logic out;
         UserIn dut(clk, reset, key, out);
35
36
37
         parameter CLOCK_PERIOD=100;
         initial begin
             c1k \ll 0;
38
             forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
39
         end
40
41
         initial begin
                                         @(posedge c]k);
42
43
                                         @(posedge clk);
                                         @(posedge clk);
             reset \leftarrow 1;
44
             reset <= 0; key <= 0;
                                         @(posedge clk);
45
                                         @(posedge clk)
46
47
                                         @(posedge clk);
                                         @(posedge clk);
48
             key \ll 1;
                                         @(posedge clk);
49
             key \ll 0;
                                         @(posedge clk);
50
51
52
53
54
55
56
57
                                         @(posedge clk)
             key \ll 1;
                                         @(posedge clk);
                                         @(posedge clk);
                                         @(posedge clk);
                                         @(posedge clk);
                                         @(posedge clk);
             key \ll 0;
                                         @(posedge clk);
                                         @(posedge clk);
58
             $stop;
59
         end
60
      endmodule
```

Date: February 19, 2020