```
module Victory(clk, reset, l_in, r_in, l_on, r_on, out);
2
4
5
6
7
8
9
           input logic clk, reset, l_in, r_in, l_on, r_on;
          logic[3:0] in;
assign in[0] = r_on;
assign in[1] = l_on;
assign in[2] = r_in;
assign in[3] = l_in;
          output logic [6:0] out;
11
12
13
14
15
          logic [1:0] ps, ns;
           always_comb begin
              case (ps)
2'b00:
                                           (in == 4'b1010)
                                                                  ns = 2'b10;
16
17
18
19
                                           (in == 4'b0101)
                                                                  ns = 2'b01;
                               else if
                                                                  ns = 2'b00;
                              else
                                                                  ns = 2'b01;
                   2'b01:
                   2'b10:
                                                                  ns = 2'b10;
20
21
22
23
24
25
27
28
29
31
33
33
33
33
33
37
               endcase
           end
          always_ff @(posedge clk) begin
  if (reset)
                   begin
                               <= 2'b00;
<= 7'b0;
                       ps
                       out
                   end
               else
                   begin
                       ps <= ns;
                       case (ps)
                                      out <= 7'b1111001;
out <= 7'b0100100;</pre>
                           2'b10:
                           2'b00:
                                      out <= 7'b0;
                       endcase
                   end
38
           end
39
       endmodule
40
41
42
43
      module Victory_testbench();
           logic clk, reset, l_in, r_in, l_on, r_on;
logic [6:0] out;
44
45
46
47
48
49
50
51
52
53
54
55
57
          Victory dut(clk, reset, l_in, r_in, l_on, r_on, out);
           parameter CLOCK_PERIOD=100;
           initial begin
              c1k <= 0
               forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
           initial begin
                                                                                           @(posedge clk);
                                                                                           @(posedge clk);
                                                                                           @(posedge clk);
               reset \leftarrow 1:
               reset <= 0; 1_{in} <= 0; r_{in} <= 0; 1_{on} <= 0; r_{on} <= 0;
                                                                                           @(posedge clk);
58
                                                                                           @(posedge clk);
59
               l_in <= 1;
l_in <= 0;
                                                                                           @(posedge clk);
60
                                                                                           @(posedge clk);
61
                                                                                           @(posedge clk);
                                                                                           @(posedge clk);
63
                                                                                           @(posedge clk)
               ]_in <= 1;
               l_in <= 0; l_on <= 1;
64
                                                                                           @(posedge clk)
65
                                                                                           @(posedge clk);
66
                                                                                           @(posedge clk);
67
               l_in <= 1;
                                                                                           @(posedge clk);
68
69
70
71
72
               1_{in} <= 0; 1_{on} <= 0;
                                                                                           @(posedge clk)
                                                                                           @(posedge clk)
                                                                                           @(posedge clk);
               ]_in <= 1;
                                                                                           @(posedge clk);
               1_{in} <= 0;
                                                                                           @(posedge clk);
73
                                                                                           @(posedge clk)
                                                                                           @(posedge clk);
```

```
@(posedge clk);
                   r_{in} \ll 1;
 76
77
78
79
81
82
83
84
85
86
87
89
99
99
99
99
99
99
99
                   r_{in} \ll 0;
                                                                                                                 @(posedge clk);
                                                                                                                 @(posedge clk);
                                                                                                                @(posedge clk);
@(posedge clk);
@(posedge clk);
                   reset <= 1; reset <= 0; 1_in <= 0; r_in <= 0; 1_on <= 0; r_on <= 0;
                                                                                                                 @(posedge clk)
                   r_in <= 1;
r_in <= 0;
                                                                                                                 @(posedge clk)
                                                                                                                 @(posedge clk);
@(posedge clk);
@(posedge clk);
                   r_in <= 1;
r_in <= 0; r_on <= 1;
                                                                                                                 @(posedge clk)
                                                                                                                @(posedge clk);
@(posedge clk);
@(posedge clk);
                   r_{in} \le 1;

r_{in} \le 0; r_{on} \le 0;
                                                                                                                 @(posedge clk);
                                                                                                                 @(posedge clk);
                                                                                                                 @(posedge clk);
                                                                                                                 @(posedge clk);
@(posedge clk);
                   r_in <= 1;
r_in <= 0;
                                                                                                                 @(posedge clk)
 96
97
                                                                                                                 @(posedge clk);
                                                                                                                @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
 98
                   l_in <= 1;
l_in <= 0;</pre>
 99
100
101
                                                                                                                 @(posedge clk);
                                                                                                                 @(posedge clk);
@(posedge clk);
102
                   reset <= 0; 1_in <= 0; r_in <= 0; 1_on <= 0; r_on <= 0;
103
                                                                                                                 @(posedge clk);
104
105
                                                                                                                 @(posedge clk);
106
                   $stop;
107
              end
108
          endmodule
```

109