```
module seg7 (bcd, leds);
input logic [3:0] bcd;
output logic [6:0] leds;
  2
3
  4
                 always_comb begin
case (bcd)
  5
6
7
                case (bcd)
// Light: 6543210
4'b0000: leds = 7'b1000000; // 0
4'b0001: leds = 7'b1111001; // 1
4'b0010: leds = 7'b0100100; // 2
4'b0011: leds = 7'b0110000; // 3
4'b0100: leds = 7'b0011001; // 4
4'b0101: leds = 7'b0010010; // 5
4'b0110: leds = 7'b0000010; // 5
4'b0111: leds = 7'b1111000; // 7
4'b1000: leds = 7'b1111000; // 7
4'b1001: leds = 7'b0010000; // 9
default: leds = 7'bX;
endcase
  8
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
31
32
33
34
35
                 endcase
                 end
               endmodule
              module seg7_testbench();
  logic [3:0] bcd;
  logic [6:0] leds;
                       seg7 dut (.bcd, .leds);
                       {bcd[3], bcd[2], bcd[1], bcd[0]} = i; #10;
                       end
36
37
               endmodule
```