QUICK REFERENCE

Il Matto



Version: August 24, 2012 Steve R. Gunn

Electronics and Computer Science University of Southampton

RESET XTAL2 XTAL1 +3V3 (SCK)PB7 (MISO)PB6 (MOSI)PB5 (OC0B/~SS)PB4 (OC0A/AIN1)PB3 AREF S2 GND (INT2/AIN0)PB2 RESET VCC C3 = 100nF (TOSC2)PC7 (TOSC2)PC7 (TOSC1)PC6 (TDI)PC5 (TDO)PC4 (TMS)PC3 (TCK)PC2 ↑ +3V3 GND (SDA)PC1 (SCL)PC0 CS DI VSS VDD SCLK VSS2 DO NC1 NC2 (OC2A)PD7 (OC2B/ICP)PD6 (OC1A)PD5 (XCK1/OC1B)PD4 (TXD1/INT1)PD3 (RXD1/INT0)PD2 (TXD0)PD1 (RXD0)PD0 SO VBUS R9 68 PB6 GND SW SW SW SW SW ATMEGA164/324/644/1284 LiPo Charger Option Port Decoupling Option +3V3 IN BOUT SELV SELI GND GND GND

FEATURES

ATMEGA	164P/PA	324P/PA	644P/PA	1284P
Flash	16K	32K	64K	128K
Boot	2K	4K	8K	8K
EEPROM	½K	1K	2K	4K
SRAM	1K	2K	4K	16K

Architecture Harvard, RISC

 $\begin{array}{ll} \textbf{Instructions} & 131 \text{ (most single cycle)} \\ & 8\text{-bit} \times 8\text{-bit multiply (two cycles)} \end{array}$

Registers 32×8-bit general purpose

Frequency 12MHz

Speed Up to 12 MIPS

Voltage 3.3V (CMOS Logic levels)

Output Symmetrical pin drive (40mA max.) $VOH \ge 2.53V$, $VOL \le 0.66V$ (@10mA)

 $\begin{array}{ll} \textbf{Input} & \text{Tri-state or internal pull-up (\sim35k$\Omega)} \\ & V_{IH} \geq 1.98V, V_{IL} \leq 0.99V \end{array}$

Serial 2×UART, I2C, SPI

ADC (8 channels, 10-bit, 15kSPS) Analogue comparator

Timer/Counter 2×8-bit, 1×16-bit

PWM six (two for each timer/counter)

Programming JTAG, ISP, USB

Power Source USB, 3.3V, or external (3.6–6.0V)

Power Usage <5mA in native operation

Debug JTAG boundary scan & On-chip debug

Options SD Card (SPI interface), LiPo charger

CONFIGURATION

avrdude -c	programmer -p device	-U me	mtype:c	p:file	name	[:for	mat]
programmer	EEPROM Fluses Lock		JTAG	ISP	I ² C	SPI	UART
usbasp	USB 🛛 🗎 🗎	red	1		Vcc		
c232hm	ISP 🛛 🗎 🖂 🖂	ora		SCK	SCI.	SK	TXD
c232hm	JTAG 🛛 🗎 🗎	vlw		MOSI		DO	RXD
device	Compatible devices	grn		MISO	SDA	DI	RTS
m164p	ATMEGA164P/PA	brn		RST	_	CS	CTS
m324p	ATMEGA324P/PA	blk			GND		
m644p	ATMEGA644P/PA	_					
m1284p	ATMEGA1284P	Black	k/GND	(6)		Bro	wn/RST
memtype	Description			-(Ο (_ رو		
flash	flash ROM	Yello	w/MOSI	€0 (ن (כ	Ora	nge/SCK
eeprom	EEPROM	Red/	/3.3V	7	ζτ	Gree	n/MISO
lfuse	low fuse byte			~	_		
hfuse				H	_		
	extended fuse byte			_	_	Val	low/TDI
	lock byte			O	> }-	161	iow, ibi
	RC oscillator cal. byte			(A)	√		
signature				50.	ے رو	⊣ I Bro	wn/TMS
op	Description	-		(0 ()	>	
r	read	Red/	/3.3V	\sim	√ 5) Gre	en/TDO
w	write	Riac	k/GND	7	7	Ora	nge/TCK
v		. Diac	., 5.10	ю (> —	Jia	inge, rek
format	Description						
i	Intel Hex						
S	Motorola S-record						
r	raw binary (l. endian)						

m byte values (on CL)

a auto-detect (input) d decimal (output)

o octal (output) b binary (output)

h hexadecimal (output)

PIN FUNCTIONS

Port Pin Name Description

Α	PA7	ADC7	ADC input channel 7	
Δ	PAn	ADCn	ADC input channel n	
11	PAO	ADC0	ADC input channel 0	
	PB7	SCK	SPI Bus Master clock input	
	PB6	MISO	SPI Bus Master Input/Slave Output	
	PB5	MOSI	SPI Bus Master Output/Slave Input	
	PB4	SS	SPI Slave Select input	
	LD4	OC0B	Timer/Counter 0 Output Compare Match B Output	
D	PB3	AIN1	Analog Comparator Negative Input	
ח		OCOA	Timer/Counter 0 Output Compare Match A Output	
_	PB2	AINO	Analog Comparator Positive Input	
		INT2	External Interrupt 2 Input	
	PB1	T1	Timer/Counter 1 External Counter Input	
		CLKO	Divided System Clock Output	
	PB0	T0	Timer/Counter 0 External Counter Input	
		XCK0	USART0 External Clock Input/Output	
	PC7	TOSC2	Timer Oscillator pin 2	
	PC6	TOSC1	Timer Oscillator pin 1	
\sim	PC5	TDI	JTAG Test Data Input	
(:	PC4	TDO	JTAG Test Data Output	
\circ	PC3	TMS	JTAG Test Mode Select	
	PC2 PC1		JTAG Test Clock	
	PCI	SDA	2-wire Serial Bus Data Input/Output Line 2-wire Serial Bus Clock Line	
	PD7	OC2A	Timer/Counter2 Output Compare Match A Output	
	PD6	ICP1	Timer/Counter1 Input Capture Trigger	
		OC2B	Timer/Counter2 Output Compare Match B Output	
	PD5	OC1A	Timer/Counter1 Output Compare Match A Output	
Γ	PD4 PD3 PD2	OC1B XCK1	Timer/Counter1 Output Compare Match B Output	
1)		INT1	USART1 External Clock Input/Output External Interrupt1 Input	
י		TXD1	USART1 Transmit Pin	
		INTO		
		RXD1	External Interrupt0 Input USART1 Receive Pin	
	PD1	TXDO	USART I Receive Pin USARTO Transmit Pin	
	PDI	RXD0	USARTO Transmit Pin USARTO Receive Pin	
Notes:				
	Each pin can also be configured as GPIO.			

INTERRUPTS

No.	$\mathbf{Address}^1$	Source	Interrupt Definition
1	\$0000	RESET ²	AVR system reset condition ³
2	\$0002	INTO	External Interrupt Request 0
3	\$0004	INT1	External Interrupt Request 1
4	\$0006	INT2	External Interrupt Request 2
5	\$0008	PCINTO	Pin Change Interrupt Request 0
6	\$000A	PCINT1	Pin Change Interrupt Request 1
7	\$000C	PCINT2	Pin Change Interrupt Request 2
8	\$000E	PCINT3	Pin Change Interrupt Request 3
9	\$0010	WDT	Watchdog Time-out Interrupt
10	\$0012	TIMER2_COMPA	Timer/Counter2 Compare Match A
11	\$0014	TIMER2_COMPB	Timer/Counter2 Compare Match B
12	\$0016	TIMER2_OVF	Timer/Counter2 Overflow
13	\$0018	TIMER1_CAPT	Timer/Counter1 Capture Event
14	\$001A	TIMER1_COMPA	Timer/Counter1 Compare Match A
15	\$001C	TIMER1_COMPB	Timer/Counter1 Compare Match B
16	\$001E	TIMER1_OVF	Timer/Counter1 Overflow
17	\$0020	TIMERO_COMPA	Timer/Counter0 Compare Match A
18	\$0022	TIMERO_COMPB	Timer/Counter0 Compare match B
19	\$0024	TIMERO_OVF	Timer/Counter0 Overflow
20	\$0026	SPI_STC	SPI Serial Transfer Complete
21	\$0028	USARTO_RX	USART0 Rx Complete
22	\$002A	USARTO_UDRE	USART0 Data Register Empty
23	\$002C	USARTO_TX	USART0 Tx Complete
24	\$002E	ANALOG_COMP	Analog Comparator
25	\$0030	ADC	ADC Conversion Complete
26	\$0032	EE_READY	EEPROM Ready
27	\$0034		2-wire Serial Interface
28	\$0036	SPM_READY	Store Program Memory Ready
29		USART1_RX	USART1 Rx Complete
30	\$003A	USART1_UDRE	USART1 Data Register Empty
31	\$003C	USART1_TX	USART1 Tx Complete
lotes:	¹ If IVSEL	bit in MCUCR is se	t, Interrupt Vectors will be moved

No to the start of the Boot Flash Section.

²If BOOTRST Fuse is set, it will jump to the Boot Loader address. ³External Pin, Power-on, Brown-out, Watchdog, and JTAG Reset.

FUSES & LOCK BITS

Fuse	_	Default				
표	Bit		Name	Description		
	7		CKDIV8	Divide clock by 8		
	6		CKOUT	Enable clock output on pin PB1		
>	5		SUT1	Select start-up time		
õ	4		SUT0	•		
_	3		CKSEL3			
	2		CKSEL2 CKSEL1	Select Clock Source		
	0		CKSEL1 CKSEL0			
	_			T 11 0 01 P 1		
	7		OCDEN JTAGEN	Enable On Chip Debug Enable ITAG		
	6 5		SPIEN	Enable Serial programming and Data Downloading		
£	4		WDTON	Watchdog timer always on		
.≌	3		EESAVE	EEPROM memory is preserved through chip erase		
\equiv	2		BOOTSZ1			
	1		BOOTSZO	Select Boot Size		
	0		BOOTRST	Select Reset Vector		
_	7					
-	6					
<u>ತ</u>	5					
2	4					
Extended	3					
ᄶ	2		BODLEVEL2			
_	1			Brown-out Detector trigger level		
	0		BODLEVELO			
	7	_				
	6					
~	5		BLB12			
2	4		BLB11			
ĭ	3		BLB02			
	2		BLB01			
	1		LB2			
_	_		LB1			
	□ means unprogrammed (1); ⊠ means programmed (0).					

AVR C LIBRARY INPUT/OUTPUT Interrupts COMMUNICATION Port Registers $(x \in \{A, B, C, D\})$ **UART** $(n \in \{0,1\}, BAUD \in \{1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200\})$ Interrupts $(s, t \in \{RESET, INTO, ..., TIMER2_OVF, ..., USART1_TX\})$ Input, Output and Direction registers PINT PORTY DDRY <alloca.h> Allocate space in the stack #define BAHD 57600 ISR(s_vect) { /* Handler code */ } <assert.h> Diagnostics Bit Manipulation $(n \in \{0, 1, ..., 7\}, r \in \{I/O \text{ Registers}\})$ #include <util/sethand h> ISR(s_vect, ISR_NOBLOCK) { /* Handler code (interruptable) */ } <ctype.h> Character Operations void init_uart(void) { /* 8N1 */ Declare value as an 8-bit byte uint8 t value: ISR(t_vect, ISR_ALIASOF(s_vect)); /* Shared handler */ <errno.h> System Errors IIRRR 2H = IIRRRH VAI IIF · IIRRR 2I = IIRRRI VAI IIF · #define $_{BV}(n)$ (1 << (n)) Bit Value sei(); /* Enable interrupts */ <inttypes.h> Integer Type conversions UCSRnA = USE 2X << U2Xn: value = 0xFF; Set all 8-bits of byte value cli(): /* Disable all interrupts */ <math.h> Mathematics UCSRnB = _BV(RXENn) | _BV(TXENn); value = 0x00; Clear all 8-bits of byte value <setjmp.h> Non-local goto ISR(BADISR_vect) { /* Handle any undefined interrupt */ } UCSRnC = _BV(UCSZn0) | _BV(UCSZn1); } value = ~value; Invert all bits of byte value <stdint.h> Standard Integer Types EMPTY_INTERRUPT(s_vect); /* Empty Handler */ } void tx(uint8_t b) { while(!(UCSRnA & _BV(UDREn))); UDRn = b; } value |= _BV(n); Set bit n of byte value <stdio.h> Standard IO facilities ISR(s_vect, ISR_NAKED) { /* Handler code (no prolog/epilog) */ value &= ~_BV(n); Clear bit n of byte value uint8_t rx(void) { while(!(UCSRnA & _BV(RXCn))); return UDRn; } <stdlib.h> General utilities /* Save SREG if modified. */ reti(); } if bit_is_set(r, n) { ... } Test if bit n of r is set **SPI** $(F_SCK = F_CPU/d, d \in \{2,4,8,16,32,64,128\})$ <string.h> Strings if bit_is_clear(r, n) { . . . } Test if bit n of r is clear External Interrupts $\{n \in \{0, 1, 2\}, c \in \{__, \bot\!\!\!\bot, \neg\!\!\!\bot, \bot\!\!\!\!\bot\}\}$ void init spi master(void) { /* out: MOSI, SCK, /SS, in: MISO */ loop_until_bit_is_set(r, n); Wait until bit n of r is set EIMSK &= ~_BV(INTn); /* Disable */ DDRB = BV(PB4) | BV(PB5) | BV(PB7): loop_until_bit_is_clear(r, n); Wait until bit n of r is clear EICRA |= _BV(ISCn1) | _BV(ISCn0); /* c=_ */ SPCR = _BV(SPE) | _BV(MSTR) | _BV(SPI2X); /* F_SCK = F_CPU/2 */ }
 <boot.h> Bootloader Support Utilities Input ISR(INTn vect) { /* Handler code */ } <cpufunc.h> Special AVR CPU functions void tx(uint8_t b) { SPDR = b; while(!(SPSR & _BV(SPIF))); } EIMSK |= _BV(INTn); /* Enable */ DDRx = 0x00: Set 8-bits of port x as inputs <eeprom.h> EEPROM handling void init_spi_slave(void) { /* out: MISO, in: MOSI, SCK, /SS */ PORTx = OxFF: **Pin Change Interrupts** $\{x \in \{0, 1, 2, 3\}, n \in \{0, 1, ..., 7\}\}$ Enable pull-ups on input port x <fuse.h> Fuse Support DDRB = _BV(PB6); SPCR = _BV(SPE); /* Enable SPI */ } PORTx = 0x00: Configure inputs as tri-state on port x <interrupt.h> Interrupts ISR(PCINTx_vect) { /* Handler code */ } value = PINx: Read value of port x uint8 t rx(void) { while(!(SPSR & BV(SPIF))): return SPDR: } <io.h> AVR device-specific IO definitions PCICR = $_BV(PCIEx)$; /* Enable Portx $(0 \rightarrow A, 1 \rightarrow B, 2 \rightarrow C, 3 \rightarrow D)$ */ $DDRx &= \sim BV(n)$: Set bit n of port x as input <lock.h> Lockbit Support PCMSKx &= _BV(n); /* Enable bit n on Portx */ I2C (F_SCL = F_CPU/d, $d=2(8+b4^p)$, $b \in \{0,1,...,255\}$, $p \in \{0,1,2,3\}$) $PORTx \mid = BV(n)$: Enable pull-up on bit n of port x <pgmspace.h> Program Space Utilities #include <util/twi.h> $PORTx &= \sim BV(n)$: Configure tri-state on bit n of port x<nover h> Power Reduction Management void start(void) { TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); if (PINx & BV(n)) { ... } Test value of pin n on port x Integer Types <sfr defs.h> Special function registers while(!(TWCR & BV(TWINT))): } Output <signature.h> Signature Support void stop(void) { TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); } <sleep h> Power Management and Sleep Modes DDRx = 0xFF: Set 8-bits of port x as outputs uint8_t 8-bit unsigned int (0 255) void tx(uint8_t b) { TWDR = b; TWCR = _BV(TWINT) | _BV(TWEN); <version.h> avr-libc version macros PORTx = OxFF;Set all output bits on port x high int8_t 8-bit signed int (-128...127) while(!(TWCR & _BV(TWINT))); } <wdt. h> Watchdog timer handling PORTx = 0x00;Set all output bits on port x low uint16_t 16-bit unsigned int (0...65535) PINx = 0xFF; Toggle all output bits on port x high uint8_t rx(void) { TWCR = _BV(TWINT) | _BV(TWEN); int16_t 16-bit signed int (-32768...32767) <ut:1/*.h> $DDRx \mid = _BV(n)$; Set bit n of port x as output while(!(TWCR & _BV(TWINT))); return TWDR; } uintptr_t unsigned int pointer (0x0000 ... 0xFFFF) <atomic.h> Atomically and Non-Atomically Executed Code Blocks $PORTx \mid = _BV(n);$ Set bit n of port x high TWBR = 0x34: TWSR = 0x00: /* F SCL = F CPU/120 */ uint32_t 32-bit unsigned int (0... 4294967295) $PORTx &= \sim BV(n)$ Set bit n of port x low <crc16.h> CRC Computations assert(TW STATUS == TW START): start(). (-2147483648...2147483647) int32_t 32-bit signed int $PINx \mid = BV(n)$: Toggle bit n of port x <delay.h> Convenience functions for busy-wait delay loops tx(SLA | TW READ): assert(TW STATUS == TW MR SLA ACK): uint64_t 64-bit unsigned int (0 ... 264-1) <delay_basic.h> Basic busy-wait delay loops uint8_t b = rx(); assert(TW_STATUS == TW_MR_DATA_NACK); Input/Output int64_t 64-bit signed int (-263 ... 263-1) <parity.h> Parity bit generation High 4-bits input, low 4-bits output start(). assert (TW STATUS == TW REP START) . DDRx = 0x0F: typedef uint8_t byte; (0...255) <setbaud.h> Helper macros for baud rate calculations tx(SLA | TW_WRITE); assert(TW_STATUS == TW_MT_SLA_ACK); PORTx I = 0x0F: Set all output bits high typedef uint16_t word; (0...65535) <twi.h> TWI bit mask definitions assert(TW_STATUS == TW_MT_DATA_ACK); tx(b): PORTx: k = 0xF0:Set all output bits low typedef uint32 t dword: (0 4294967295) stop(); value = PINx & 0xF0; Read input bits on port x **ANALOGUE** Utilities MEMORY Timers/Counters $\{n \in \{0, 1, 2\}, x \in \{A, B\}, m \in \{0, 1, 2, 3\}\}$ Single source file project: Command to compile and link **ADC** $(n \in \{0, 1, ..., 7\}, F_ADC = F_CPU/d, d \in \{2, 4, 8, 16, 32, 64, 128\})$ Program Memory (16-bit) Data Memory (8-bit) BOT MAX Internal Clock (F CPU/d) External Clock n Bits ADCSRA |= _BV(ADPS2) | _BV(ADPS1); /* F_ADC = F_CPU/64 */ avr-gcc -mmcu=d -DF_CPU=f -Wall -Os prog.c -o prog.elf 0x0000-0x001F 0x0000 32 Registers d e {1 8 64 256 1024} 0 8 0x00 0xFF Application ADMUX = n: /* Select channel n */ 64 I/O Registers 0x0020-0x005F Multiple source file project: Command to compile Flash ROM 1 16 0x0000 0xFFFF d e {1.8.64.256.1024} T1 ADMUX |= BV(REFSO): /* AVCC reference */ 160 Ext I/O Reg. 0x0060-0x00FF 2 8 0v00 0vFF de{1.8.32.64.128.256.1024} TOSC1 avr-gcc -mmcu=d -DF_CPU=f -Wall -Os -c prog1.c -o prog1.o ADMUX |= _BV(ADLAR); /* ADCH contains 8 MSBs */ Boot Flash ROM FLASHEND 0x0100 .data vars COMnam WGMn OCRnx TOVn ADCSRA |= _BV(ADATE); /* Automatic Trigger Enable */ .bss vars bss start Multiple source file project: Command to link Mode $n \in \{0,2\}$ n=1 TOP Update Set m=0 m=1 m=2 m=3ISR(ADC vect) { /* ADCH & ADCL contain result */ } EEPROM SRAM heap↓ (8-hit) __heap_start Normal 0 0 MAX ADCSRA |= _BV(ADEN); /* Enable ADC */ avr-gcc -mmcu=d -DF_CPU=f -Wall -Os -o prog.elf prog1.o prog2.o.. 020000 CTC 2 4 OCRnA IMD MAX — I ADCSRA |= BV(ADSC): /* Start Conversions */ stack † SP -RAMEND E2END $d \in \{\text{atmega164p}, \text{atmega324p}, \text{atmega644p}, \text{atmega1284p}\}, f=12000000$ ADCSRA |= BV(ADIE): /* Enable interrupt */ 12 ICRn ATMEGA 164P/PA 324P/PA 644P/PA 1284P Comparator $(A+ \in \{AINO, V_{BG}\}, A- \in \{AIN1, PAn\}, n \in \{0,...,7\}, c \in \{\bot, \bot, \bot\})$ 5 0xFF Create target file avr-objcopy -0 ihex prog.elf prog.hex FLASHEND 0x1FFF 0x3FFF 0x7FFF 0xFFFF 6 0x01FF ACSR &= ~_BV(ACBG); /* AINO Select */ PWM 7 7 byte* RAMEND 0x04FF 0x08FF 0x10FF 0x40FF 7 0x03FF BOT TOP -avr-objdump -h -S prog.elf | Size | avr-size prog.elf ADCSRB &= ~_BV(ACME); /* AIN1 Select */ (Fast) F2FND 0x01FF 0x03FF Ov07FF Ov0FFF 15 OCRnA ACSR |= _BV(ACBG); /* Analog Comparator Bandgap Select (1.1V) */ 11 0x0080 0x0100 0x0200 0x0200 14 ICRn __A word* B00TSZ 10 0x0100 0x0200 0x0400 0x0400 ADCSRA &= ~_BV(ADEN); /* Disable ADC */ CPU Functions 1 0xFF ADCSRB |= _BV(ACME); /* Analog Comparator Multiplexer Enable */ 01 0x0200 0x0400 0x0800 0x0800 #include <avr/cpufunc.h> 2 0x01FF ADMUX = n; /* Select input PAn */ 00 0x0400 0x0800 0x1000 0x1000 _NOP(); /* Execute a no operation (one clock cycle) */ 3 0x03FF TOP BOT -(PC) ACSR &= ~_BV(ACIE); /* Disable Interrupt */ _MemoryBarrier(); /* Do not cache memory data in registers */ **EEPROM** $\{t \in \{byte, word, dword, float\}\}$ 11 OCRnA ISR(ANALOG_COMP_vect) { /* Handler code */ } 10 ICRn Delays #include <aur/eenrom h> ACSR |= BV(ACIS1) | BV(ACIS0): /* c=_ */ 9 OCRnA t eeprom read t(t *p): PWM #include <util/delay.h> BOT BOT -ACSR |= _BV(ACIE); /* Enable Interrupt */ (PFC) 8 ICRn void _delay_us(double x); /* x microseconds */ void eeprom write t(t *p. t value): void eeprom_update_t(t *p, t value); void _delay_ms(double x); /* x milliseconds */ DDRB |= _BV(CT1A); /* Enable CT1 output A */ POWER MANAGEMENT void eeprom_read_block(void *dst, const void *src, size_t n); PORTB &= ~ BV(CT1A):/* Set output A low */ Redirect stdin, stdout and stderr (with assertions) to UART $n \ (n \in \{0,1\})$ void eeprom_write_block(const void *src, void *dst, size_t n); ICR1 = 1000: OCR1A = 950: /* Duty cycle 5% */ #define __ASSERT_USE_STDERR void eeprom update block(const void *src. void *dst. size t n): TCCR1A = 0; TCCR1B = _BV(WGM13); /* Mode 8: WGM1 = 0b1000 */ $\textbf{Sleep} \ \left(\textit{m} \in \{\texttt{IDLE}, \texttt{ADC}, \texttt{PWR_DOWN}, \texttt{PWR_SAVE}, \texttt{STANDBY}, \texttt{EXT_STANDBY} \} \right)$ #include <assert.h> TCCR1A |= _BV(COM1A1) | _BV(COM1A0); /* PWM on Output A */ Program Memory $\{t \in \{byte, word, dword, float\}\}$ #include <stdio h> #include <avr/sleep.h> TCCR1B |= BV(CS12) | BV(CS10); /* F TC1 = F CPU/1024 */ #include <avr/pgmspace.h> #include <aur/io h> set_sleep_mode(m); sleep_mode(); const float f PROGMEM = 3.14; /* Declare object in flash ROM */ Watchdog Timer $(T_WDT=2^p \times 16ms, p \in \{0, 1, ..., 9\})$ void uputchar(char c. FILE *stream) { Power Saving $\{u \in \{adc, spi, timer0, timer1, timer2, twi, usart0, usart1, all\}\}$ const uint8_t data[] PROGMEM = {0x01,0x45,0x76,0xA6,...,0x61}; if (c == '\n') uputchar('\r', stream): #include <avr/wdt.h> #include <avr/power.h> PGM_P s_ptr; /* Pointer to string in program space */ loop until bit is set(UCSRnA. UDREn): UDRn = c: } /* Disable Watchdog */ power_u_enable(); power_u_disable(); PGM_VOID_P g_ptr; /* Pointer to generic object in program space */ char ugetchar(FILE *stream) { MCUSR &= \sim _BV(WDRF); WDTCSR |= _BV(WDCE); WDTSCR = 0x00; PSTR(s_ptr); /* Static pointer to string in program space */ Frequency Scaling $(F_CPU=F_OSC/2^p, p \in \{0,1,...,8\})$ loop until bit is set(UCSRnA. RXCn): return UDRn:} /* Enable 0.5s Watchdog (p=5) */ t pgm_read_t(uint16_t byte_address);1 FILE uout = FDEV_SETUP_STREAM(uputchar, NULL, _FDEV_SETUP_WRITE); #include <avr/power.h> ISR(WDT_vect) { /* Handler Code */ } t pgm_read_t_far(uint32_t byte_address); void clock_prescale_set(clock_div_t p); FILE uin = FDEV_SETUP_STREAM(NULL, ugetchar, _FDEV_SETUP_READ); WDTCSR |= _BV(WDCE); /* Four cycles to set-up WDTCSR */ ¹Data must be in lower 64KB for ATMEGA1284P clock_div_t clock_prescale_get(); init wart(): stdout = &wout: stderr = &wout: stdin = &win: WDTCSR = _BV(WDP2) | _BV(WDP0) | _BV(WDIE);