


QUICK REFERENCE

Il Matto



Version: August 24, 2012

Steve R. Gunn

Electronics and Computer Science
University of Southampton

CONFIGURATION


```
avrdude -c programmer -p device -U memtype:op:filename[:format]
```

programmer	Interface	Flash	EEPROM	Fuses	Lock
usbasp	USB	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
c232hm	ISP	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
c232hm	JTAG	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
device	Compatible devices				
m164p	ATMEGA164P/PA				
m324p	ATMEGA324P/PA				
m644p	ATMEGA644P/PA				
m1284p	ATMEGA1284P				
memtype	Description				
flash	flash ROM				
eepron	EEPROM				
lfuse	low fuse byte				
hfuse	high fuse byte				
efuse	extended fuse byte				
lock	lock byte				
calibration	RC oscillator cal. byte				
signature	three device sig. bytes				
op	Description				
r	read				
w	write				
v	verify				
format	Description				
i	Intel Hex				
s	Motorola S-record				
r	raw binary (l. endian)				
m	byte values (on CL)				
a	auto-detect (input)				
d	decimal (output)				
h	hexadecimal (output)				
o	octal (output)				
b	binary (output)				

JTAG ISP IC SPI UART

Red Vcc
Orange TCK
Yellow TDI
Green TDO
Brown TMS
Black GND

Brown/RST
Orange/SCK
Green/MISO
Yellow/TDI
Brown/TMS
Green/TDO
Orange/TCK



FEATURES

ATMEGA	164P/PA	324P/PA	644P/PA	1284P
Flash	16K	32K	64K	128K
Boot	2K	4K	8K	8K
EEPROM	1K	1K	2K	4K
SRAM	1K	2K	4K	16K
Architecture	Harvard, RISC			
Instructions	131 (most single cycle) 8-bit × 8-bit multiply (two cycles)			
Registers	32 × 8-bit general purpose			
Frequency	12MHz			
Speed	Up to 12 MIPS			
Voltage	3.3V (CMOS Logic levels)			
Output	Symmetrical pin drive (40mA max.) VOH ≥ 2.53V, VOL ≤ 0.66V (@10mA)			
Input	Tri-state or internal pull-up (~35kΩ) VIH ≥ 1.98V, VIL ≤ 0.99V			
Serial	2 × UART, I ² C, SPI			
Analogue	ADC (8 channels, 10-bit, 15kSPS) Analogue comparator			
Timer/Counter	2 × 8-bit, 1 × 16-bit			
PWM	six (two for each timer/counter)			
Programming	JTAG, ISP, USB			
Power Source	USB, 3.3V, or external (3.6–6.0V)			
Power Usage	<5mA in native operation			
Debug	JTAG boundary scan & On-chip debug			
Options	SD Card (SPI interface), LiPo charger			

PIN FUNCTIONS

Port	Pin	Name	Description
A	PA7	ADC7	ADC input channel 7
	PA _n	ADC _n	ADC input channel <i>n</i>
	PA0	ADC0	ADC input channel 0
B	PB7	SCK	SPI Bus Master clock input
	PB6	MISO	SPI Bus Master Input/Slave Output
	PB5	MOSI	SPI Bus Master Output/Slave Input
C	PC7	TOSC2	Timer Oscillator pin 2
	PC6	TOSC1	Timer Oscillator pin 1
	PC5	TDI	JTAG Test Data Input
D	PD7	OC2A	Timer/Counter2 Output Compare Match A Output
	PD6	ICP1	Timer/Counter1 Input Capture Trigger
	PD5	OC2B	Timer/Counter2 Output Compare Match B Output

INTERRUPTS

No.	Address ¹	Source	Interrupt Definition
1	\$0000	RESET ²	AVR system reset condition ³
2	\$0002	INT0	External Interrupt Request 0
3	\$0004	INT1	External Interrupt Request 1
4	\$0006	INT2	External Interrupt Request 2
5	\$0008	PCINT0	Pin Change Interrupt Request 0
6	\$000A	PCINT1	Pin Change Interrupt Request 1
7	\$000C	PCINT2	Pin Change Interrupt Request 2
8	\$000E	PCINT3	Pin Change Interrupt Request 3
9	\$0010	WDT	Watchdog Time-out Interrupt
10	\$0012	TIMER2_COMP_A	Timer/Counter2 Compare Match A
11	\$0014	TIMER2_COMP_B	Timer/Counter2 Compare Match B
12	\$0016	TIMER2_OVF	Timer/Counter2 Overflow
13	\$0018	TIMER1_CAPT	Timer/Counter1 Capture Event
14	\$001A	TIMER1_COMP_A	Timer/Counter1 Compare Match A
15	\$001C	TIMER1_COMP_B	Timer/Counter1 Compare Match B
16	\$001E	TIMER1_OVF	Timer/Counter1 Overflow
17	\$0020	TIMER0_COMP_A	Timer/Counter0 Compare Match A
18	\$0022	TIMER0_COMP_B	Timer/Counter0 Compare Match B
19	\$0024	TIMER0_OVF	Timer/Counter0 Overflow
20	\$0026	SPI_STC	SPI Serial Transfer Complete
21	\$0028	USART0_RX	USART0 Rx Complete
22	\$002A	USART0_UDRE	USART0 Data Register Empty
23	\$002C	USART0_TX	USART0 Tx Complete
24	\$002E	ANALOG_COMP	Analog Comparator
25	\$0030	ADC	ADC Conversion Complete
26	\$0032	EE_READY	EEPROM Ready
27	\$0034	TWI	2-wire Serial Interface
28	\$0036	SPM_READY	Store Program Memory Ready
29	\$0038	USART1_RX	USART1 Rx Complete
30	\$003A	USART1_UDRE	USART1 Data Register Empty
31	\$003C	USART1_TX	USART1 Tx Complete

Notes: ¹If IVSEL bit in MCUCR is set, Interrupt Vectors will be moved to the start of the Boot Flash Section.
²If BOOTRST Fuse is set, it will jump to the Boot Loader address.
³External Pin, Power-on, Brown-out, Watchdog, and JTAG Reset.

FUSES & LOCK BITS

Fuse Bit	Default	Name	Description
Low	7	CKDIV8	Divide clock by 8
	6	CKOUT	Enable clock output on pin PB1
	5	SUT1	Select start-up time
High	4	SUT0	Select start-up time
	3	CKSEL3	
	2	CKSEL2	Select Clock Source
Extended	1	CKSEL1	
	0	CKSEL0	
Lock	7	OCDEN	Enable On Chip Debug
	6	JTAGEN	Enable JTAG
	5	SP1EN	Enable Serial programming and Data Downloading
Lock	4	WDTON	Watchdog timer always on
	3	EESAVE	EEPROM memory is preserved through chip erase
	2	BOOTSZ1	Select Boot Size
Lock	1	BOOTSZ0	
	0	BOOTRST	Select Reset Vector
Lock	7		
	6		
	5	BLB12	
Lock	4	BLB11	
	3	BLB02	
	2	BLB01	
Lock	1	LB2	
	0	LB1	

AVR C LIBRARY

<code><alloca.h></code>	Allocate space in the stack
<code><assert.h></code>	Diagnostics
<code><ctype.h></code>	Character Operations
<code><errno.h></code>	System Errors
<code><inttypes.h></code>	Integer Type conversions
<code><math.h></code>	Mathematics
<code><setjmp.h></code>	Non-local goto
<code><stdint.h></code>	Standard Integer Types
<code><stdio.h></code>	Standard IO facilities
<code><stdlib.h></code>	General utilities
<code><string.h></code>	Strings
<hr/>	
<code><avr/*.h></code>	
<code><boot.h></code>	Bootloader Support Utilities
<code><cpufunc.h></code>	Special AVR CPU functions
<code><eeprom.h></code>	EEPROM handling
<code><fuse.h></code>	Fuse Support
<code><interrupt.h></code>	Interrupts
<code><io.h></code>	AVR device-specific IO definitions
<code><lock.h></code>	Lockbit Support
<code><pgmspace.h></code>	Program Space Utilities
<code><power.h></code>	Power Reduction Management
<code><sfr_defs.h></code>	Special function registers
<code><signature.h></code>	Signature Support
<code><sleep.h></code>	Power Management and Sleep Modes
<code><version.h></code>	avr-libc version macros
<code><wdt.h></code>	Watchdog timer handling
<hr/>	
<code><util/*.h></code>	
<code><atomic.h></code>	Atomically and Non-Atomically Executed Code Blocks
<code><crc16.h></code>	CRC Computations
<code><delay.h></code>	Convenience functions for busy-wait delay loops
<code><delay_basic.h></code>	Basic busy-wait delay loops
<code><parity.h></code>	Parity bit generation
<code><setbaud.h></code>	Helper macros for baud rate calculations
<code><twi.h></code>	I2C bit mask definitions

INTERRUPTS

```

Interrupts ( $s, t \in \{\text{RESET, INTO}, \dots, \text{TIMER}_2\_OVF, \dots, \text{USART1\_TX}\}$ )
ISR( $s\_vect$ ) { /* Handle  $s$  into ... */
ISR( $s\_vect$ , ISR_NOBLOCK) { /* Handler code (interruptable) */ }
ISR( $s\_vect$ , ISR_ALIASED( $s\_vect$ );) { /* Shared handler */
sei(); /* Enable interrupts */
cli(); /* Disable all interrupts */
ISR(BADISR_vect) { /* Handle any undefined interrupt */ }
EMPTY_INTERRUPT( $s\_vect$ ); /* Empty Handler */
ISR( $s\_vect$ , ISR_NAKED) { /* Handler code (no prolog/epilog) */
    /* Save SREG if modified. */ ret(); }
External Interrupts ( $n \in \{0, 1, 2\}$ ,  $c \in \{\text{I}, \text{I}_1, \text{I}_2, \text{I}_3\}$ )
EIMSK  $k = \_BV(\text{INTn});$  /* Disable */
EICRA  $= \_BV(\text{ISCn}) \mid \_BV(\text{ISCn0});$  /*  $c = \_I$  */
ISR(INTn_vect) { /* Handler code */ }
EIMSK  $= \_BV(\text{INTn});$  /* Enable */

Pin Change Interrupts ( $x \in \{0, 1, 2, 3\}$ ,  $n \in \{0, \dots, 7\}$ )
ISR(PCINTn_vect) { /* Handler code */ }
PCICR  $= \_BV(\text{PCICEn});$  /* Enable Portz (0→A, 1→B, 2→C, 3→D) */
PCMSKx  $= \_BV(n);$  /* Enable bit  $n$  on Portz */ }

```

INTEGER TYPES

```
uint8_t    8-bit unsigned int      (0...255)
uint8_t    8-bit signed int        (-128...127)
uint16_t   16-bit unsigned int     (0...65535)
uint16_t   16-bit signed int       (-32768...32767)
uintptr_t  unsigned int pointer    (0x0000...0xFFFF)
uint32_t   32-bit unsigned int     (0...4294967295)
int32_t    32-bit signed int       (-2147483648...2147483647)
uint64_t   64-bit unsigned int     (0...264-1)
int64_t    64-bit signed int       (-263...263-1)
typedef    uint8_t byte;           (0...255)
typedef    uint16_t word;          (0...65535)
typedef    uint32_t dword;         (0...4294967295)
```

INPUT/OUTPUT

Port Registers { $x \in \{A, B, C, D\}$ }	
PIN x , PORT x , DDR x	Input, Output and Direction registers
Bit Manipulation ($n \in \{0, 1, \dots, 7\}$, $r \in \{I/O \text{ Registers}\}$)	
uint8_t value;	Declare value as an 8-bit byte
#define BV(n) (1 << (n))	Bit Value
value = 0xFF;	Set all 8-bits of byte value
value = 0x00;	Clear all 8-bits of byte value
value = ~value;	Invert all bits of byte value
value = BV(n);	Set bit n of byte value
value &= ~BV(n);	Clear bit n of byte value
if bit_is_set(r, n) { ... }	Test if bit n of r is set
if bit_is_clear(r, n) { ... }	Test if bit n of r is clear
loop_until_bit_is_set(r, n);	Wait until bit n of r is set
loop_until_bit_is_clear(r, n);	Wait until bit n of r is clear
Input	
DDR x = 0x00;	Set 8-bits of port x as inputs
PORT x = 0xFF;	Enable pull-ups on input port x
PORT x = 0x00;	Configure inputs as tri-state on port x
value = PIN x ;	Read value of port x
DDR x &= ~BV(n);	Set bit n of port x as input
PORT x = ~BV(n);	Enable pull-up on bit n of port x
PORT x &= ~BV(n);	Configure tri-state on bit n of port x
if (PIN x & BV(n)) { ... }	Test value of pin n on port x
Output	
DDR x = 0xFF;	Set 8-bits of port x as outputs
PORT x = 0xFF;	Set all output bits on port x high
PORT x = 0x00;	Set all output bits on port x low
PIN x = 0xFF;	Toggle all output bits on port x high
DDR x = BV(n);	Set bit n of port x as output
PORT x = ~BV(n);	Set bit n of port x high
PORT x &= ~BV(n);	Set bit n of port x low
PIN x = ~BV(n);	Toggle bit n of port x
Input/Output	
DDR x = 0x0F;	High 4-bits input, low 4-bits output
PORT x = 0x0F;	Set all output bits high
PORT x &= 0x0F;	Set all output bits low
value = PIN x & 0xF0;	Read input bits on port x

COMMUNICATION

```

UART [nc 0,1], BAUD e [1200,2400,4800,9600,19200,38400,57600,115200]

#define BAUD 57600
#include <util/setbaud.h>
void init_uart(void) { /* 8N1 */
    URRHRnH = URRHR_VALUE; URRHRnL = URRRL_VALUE;
    UCSRnA = USE_2X << U2Xn;
    UCSRnB = _BV(RXENn) | _BV(TXENn);
    UCSRnC = _BV(UCS2Nn) | _BV(UCS2N1); }

void tx(uint8_t b) { while(! (UCSRnA & _BV(UDREn))); UDRn = b;
    while(!--tx_rxd(void) { while(! (UCSRnA & _BV(RXCn))); return UDRn; } }

SPI [F_CPU/4, d_e [2,4,8,16,32,64,128]]

void init_spi_master(void) { /* out: MOSI, SCK, /SS, in: MISO */
    DDRB = _BV(PB4) | _BV(PB5) | _BV(PB7);
    SPCR = _BV(SPE) | _BV(MSTR) | _BV(SPI2X); /* F_CPU = F_CPU/2 */
    void tx(uint8_t b) { SPDR = b; while(! (SPSR & _BV(SPIF))); }

void init_spi_slave(void) { /* out: MISO, in: MOSI, SCK, /SS */
    DDRB = _BV(PB6); SPCR = _BV(SPE); /* Enable SPI */
    void tx_rxd(void) { while(! (SPSR & _BV(SPIF))); return SPDR; } }

PC [F_SCL = F_CPU/4, d=2(8+42), b_e [0,1,...,255], p_e [0,1,2,3]]

#include <util/twi.h>
void start(void) { TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN);
    while(! (TWCR & _BV(TWINT))); }

void stop(void) { TWCR = _BV(TWINT) | _BV(TWSTD) | _BV(TWEN); }

void tx(uint8_t b) { TWRD = b; TWCN = _BV(TWINT) | _BV(TWEN);
    while(! (TWCR & _BV(TWINT))); }

uint8_t rx(void) { TWCN = _BV(TWINT) | _BV(TWEN);
    while(! (TWCR & _BV(TWINT))); return TWRD; }

TWRB = 0x34; TWSR = 0x00; /* F_SCL = F_CPU/120 */
start();
tx(SLA | TW_READ); assert(TW_STATUS == TW_MR_SLA_ACK);
uint8_t b = rx(); assert(TW_STATUS == TW_MR_DATA_NACK);
start();
tx(SLA | TW_WRITE); assert(TW_STATUS == TW_MT_SLA_ACK);
tx(b); assert(TW_STATUS == TW_MT_DATA_ACK);
stop();

```

UTILITIES

Single source file project: Command to compile and link

```
avr-gcc -mmcu=d -DF_CPU=f -Wall -Os prog.c -o prog.elf
```

Multiple source file project: Command to compile

```
avr-gcc -mmcu=d -DF_CPU=f -Wall -Os -c prog1.c -o prog1.o
```

Multiple source file project: Command to link

```
avr-gcc -mmcu=d -DF_CPU=f -Wall -Os -o prog.elf prog1.o prog2.o...
```

d [atmega164p,atmega324p,atmega644p,atmega1284p], f=12000000

Create target file

```
avr-objcopy -O ihex prog.elf prog.hex
```

Disassembly

```
avr-objdump -h -S prog.elf
```

Size

```
avr-size prog.elf
```

MEMORY

Program Memory (16-bit)		Data Memory (8-bit)	
Application Flash ROM	0x0000	32 Registers	0x0000-0x001F
		64 I/O Registers	0x0020-0x005F
		160 Ext I/O Reg.	0x0060-0x00FF
Boot Flash ROM	FLASHEND	.data var.	0x0100
		.bss var.	__bss_start
EEPROM (8-bit)	0x0000	SRAM heap ↓	__heap_start
	E2END	stack ↑	SP -RAMEND

	ATMEGA	164P/PA	324P/PA	644P/PA	1284P
word*	FLASHEND	0x1FFF	0x3FFF	0x7FFF	0xFFFFF
byte*	RAMEND	0x0FFF	0x08FF	0x01FF	0x04FF
byte*	E2END	0x01FF	0x03FF	0x07FF	0x0FFF
word*	11	0x0080	0x0100	0x0200	0x0200
	10	0x0100	0x0200	0x0400	0x0400
	01	0x0200	0x0400	0x0800	0x0800
	00	0x0400	0x0800	0x1000	0x1000
EEPROM (t € {byte, word, float})					

```
#include <avr/eeprom.h>
t eeprom_read_t(t *p);
void eeprom_write_t(t *p, t value);
void eeprom_update_t(t *p, t value);
void eeprom_read_block(void *dst, const void *src, size_t n);
void eeprom_write_block(void *src, void *dst, size_t n);
void eeprom_update_block(const void *src, void *dst, size_t n);

Program Memory      (t ∈ {byte, word, dword, float})

#include <avr/pgmspace.h>
const float F_PROGRAM = 3.14; /* Declare object in flash ROM */
const uint8_t data[] PROGMEM = {0x01,0x45,0x76,0xA6,...,0xA6};
PGM_P s_ptr; /* Pointer to string in program space */
t pgm_read_t(PGM_P p_ptr; /* Pointer to generic object in program space */
PSTR(s_ptr); /* Static pointer to string in program space */
t pgm_read_t(uint16_t byte_address);1
t pgm_read_t_far(uint32_t byte_address);
```

¹ Data must be in lower 64KB for ATMEGA1284P

Timers/Counters ($n \in \{0, 1, 2\}$, $x \in \{A, B\}$, $m \in \{0, 1, 2, 3\}$)										
n Bits	BOT	MAX	Internal Clock (F_CPU/4)			External Clock				
0	16	0x00	OxFF	$d \in \{1, 8, 64, 256, 1024\}$			T0			
1	8	0x0000	0xFFFF	$d \in \{1, 8, 64, 256, 1024\}$			T1			
2	8	0x00	OxFF	$d \in \{1, 8, 32, 64, 128, 256, 1024\}$			TSC1			
Mode	$n \in \{0, 2\}$	$n=1$	TOP	OCrnx	T0Vn	Update	$m=0$	$m=1$	$m=2$	$m=3$
Normal	0	0	MAX							
CTC	2	4	OCrNA	IMD	MAX	—	—	—	—	—
	—	12	ICrN							
	3	5	0xFF							
PWM (Fast)	—	6	0x01FF	BOT	TOP	—	—	—	—	—
	—	7	0x03FF							
	7	15	OCrNA							
PWM (PC)	—	14	ICrN	TOP	BOT	—	—	—	—	—
	1	1	0xFF							
	—	2	0x01FF							
PWM (PC)	—	3	0x03FF	TOP	BOT	—	—	—	—	—
	5	11	OCrNA							
	—	10	ICrN							
PWM (PCF)	—	9	OCrNA	BOT	BOT	—	—	—	—	—
	—	8	ICrN							

```

DORB |= _BV(CT1A); /* Enable CT1 output A */
PORTB &= ~_BV(CT1A); /* Set Output A low */
ICR1 = 1000; OCR1A = 950; /* Duty cycle 5% */
TCCR1A = 0; TCCR1B |= _BV(WGM13); /* Mode 8: WGM1 = 0b1000 */
TCCR1A |= _BV(COM1A1) | _BV(COM1A0); /* PWM on Output A */
TCCR1B |= _BV(CS12) | _BV(CS10); /* F_TCT1 = F_CPU/1024 */

Watchdog Timer  $T_{WD\text{TOT}} = 2^p \times 16\text{ms}$ ,  $p \in \{0, 1, \dots, 9\}$ 

#include <avr/wdt.h>

/* Disable Watchdog */
MCUSR &= ~_BV(WDFR); WDTCSR |= _BV(WDCE); WDTCSR = 0x00;
/* Enable 0.5s Watchdog (ps=5) */
ISR(WDT_vect) { /* Handler code */
    WDTCSR |= _BV(WDCE); /* Four cycles to set-up WDTCSR */
    WDTCSR = _BV(WDPR2) | _BV(WDPOF) | _BV(WDIE);
}

```

ANALOGUE

```

ADC (n ∈ {0,1,...,7}, F_ADC = F_CPU/d, d ∈ {2,4,8,16,32,64,128})
ADCSR = _BV(ADPS2) | _BV(ADPS1); /* F_ADC = F_CPU/64 */
ADMUX = n; /* Select channel n */
ADMUX |= _BV(REFS0); /* AVCC reference */
ADIFCR = _BV(ADIFR); /* ADIFCR contains 8 MSBs */
ADSCRA = _BV(ADATE); /* Automatic Trigger Enable */
ISR(ADC_vect) { /* ADCH & ADCL contain result */ }
ADSCRA = _BV(ADEN); /* Enable ADC */
ADSCRA = _BV(ADSC); /* Start Conversions */
ADSCRA = _BV(ADIE); /* Enable interrupt */

Comparator (A+ ∈ {AIN0,VREF}, A- ∈ {AIN1,PAn}, n ∈ {0,...,7}, c ∈ {┐,┐,┐})
ACSR &= ~_BV(ACBG); /* AINO Select */
ADCSRB &= ~_BV(ACME); /* AIN1 Select */
ACSR = _BV(ACBG); /* Analog Comparator Bandgap Select (1.1V) */
ADCSRA = _BV(ADEN); /* Disable ADC */
ADCSRB = _BV(ACME); /* Analog Comparator Multiplexer Enable */
ADMUX = n; /* Select input PAn */
ACSR &= ~_BV(ACIE); /* Disable Interrupt */
ISR(ANALOG_COMP_vect) { /* Handler code */ }
ACSR = _BV(ACIS1) | _BV(ACIS0); /* c = ┐ */
ACSR = _BV(ACIE); /* Enable Interrupt */

```

POWER MANAGEMENT

```
Sleep ( $m \in \{\text{IDLE, ADC, PWR\_DOWN, PWR\_SAVE, STANDBY, EXT\_STANDBY}\}$ )
#include <avr/sleep.h>
set_sleep_mode( $m$ ); sleep_mode();
Power Saving ( $w \in \{\text{adc, spi, timer0, timer1, timer2, twi, usart0, usart1, all}\}$ )
#include <avr/power.h>
power_w_enable(); power_w_disable();
Frequency Scaling ( $F_{CPU} = F_{OSC} / 2^p$ ,  $p \in \{0, 1, \dots, 8\}$ )
#include <avr/power.h>
void clock_prescale_set(clock_div_t  $p$ );
clock_div_t clock_prescale_get();
```