Christof Teuscher
ECE 410/510: Hardware for AI and ML

Codefest #5: Going down to physical/transistors (or CLBs) level

Portland State University
Department of Electrical and Computer Engineering (ECE)
www.teuscher-lab.com
teuscher@pdx.edu

teuscher Lab teuscher-lab.com

Portland State UNIVERSITY

https://addyo.substack.com/p/vibe-coding-is-not-an-excuse-for

Vibe coding



Week 4 challenges



Source: Stephen Weeks

Week 4 challenges



Source: Eric Zhou

Week 4 challenges



Source: Stephen Weeks

Week 4 challenges



Source: Eric Zhou

Fibonacci

Matrix Formulation of Fibonacci

The Fibonacci sequence can be expressed using a 2×2 matrix:

$$\begin{bmatrix} 1 & 1 \\ 1 & 0 \end{bmatrix}^n = \begin{bmatrix} F_{n+1} & F_n \\ F_n & F_{n-1} \end{bmatrix}$$

This means that raising the matrix to the power of n will give us the (n+1)th and nth Fibonacci numbers.

Parallel Matrix Exponentiation

1. **Divide and Conquer Approach:**
   - To calculate M^n, we can use the fact that M^n = M^(n/2) × M^(n/2) when n is even
   - And M^n = M^(n/2) × M^(n/2) × M when n is odd



https://www.youtube.com/watch?v=jd_tWsTeLMY





Thanks Claude...



Challenge #16: Benchmarking SAXPY with PyTorch

Learning goals:

- Compare the performance of a simple feed-forward neural network (as seen in class) accelerated with CUDA vs accelerated with PyTorch.



Tasks:

1. (Vibe) Code a CUDA-accelerated version of a simple multi-layer feedforward, e.g., 4 inputs, 5 hidden neurons, 1 output, fully connected (as seen in class).
2. (Vibe) Code the same network by using PyTorch.
3. Benchmark both implementations and compare. What can you conclude?
4. If you want to go further, increase the depth and the width of the network and compare its execution time for various sizes. What's the outcome? Can you beat PyTorch with CUDA? Or vice versa?

Challenge #17: Sorting on a systolic array

Learning goals:

- Learn how to implement Bubble sort on a systolic array.
- Evaluate its performance as a function of the problem size.

Tasks:

1. Design a systolic array that can do Bubble sort. What dimension does the array need to have?
2. (Vibe) Code a software version in your favorite language and test it.
3. Visualize the execution times for various sorting sizes. E.g., 10, 100, 1000, 10000, etc.

ASIC design flow



Python
Verilog/SystemVerilog/VHDL

Max. frequency, # transistors, etc.

Mishra, Ashutosh; Cha, Jaekwang; Park, Hyunbin; Kim, Shiho. Artificial Intelligence and Hardware Accelerators.

Fig. 9 ASIC design flow

FPGA design flow



Max. frequency, # CLBs, etc

https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/vivado/vivado-buy.html

OpenLane 2 tools





https://efabless.com/openlane
https://github.com/efabless/openlane2
https://openlane2.readthedocs.io/en/latest/getting_started/newcomers/index.html

Main goals for today

1. Check out the OpenLane 2 tools.
2. Go to the physical level with a sample design (vibe-generated) or your own initial HW design.
3. Ready yourself for design iterations & rapid prototyping.

https://www.pacific-research.com/iterative-product-development

Getting started with OpenLane 2

To check out an example of an OpenLane 2-based flow right in your **browser**, try the Google Colab™ notebook at https://colab.research.google.com/github/efabless/openlane2/blob/main/notebook.ipynb

To set up OpenLane 2 on your **computer**, check out the Getting Started guide at the following link: https://openlane2.readthedocs.io/en/latest/getting_started/index.html

Workflow/toolchain (1)

PyMTL (Mamba):

- https://pymtl.github.io
- User group: https://groups.google.com/g/pymtl-users
- An open-source hardware modeling, generation, simulation, and verification framework.
- MyHDL allows a subset of Python code to be translated to Verilog or VHDL. It offers co-simulation options where native Python code runs alongside a compiled simulation model of your hardware.
- Hardware-software co-simulation using PyMTL3:
  - Create your hardware model in PyMTL3
  - Develop software that will interact with the hardware
  - Set up the co-simulation environment
  - Run and analyze results

Workflow/toolchain (2)

PyRTL:

- https://ucsbarchlab.github.io/PyRTL
- PyRTL is an open-source Python-based hardware development toolkit.
- PyRTL provides a minimal set of hardware primitives, expressed as a Python class, which can then be extended with other classes and libraries as appropriate.
- Allows for fast design iteration in a variety of domains, including cryptography and machine learning.
- Paper:
  - Agile Hardware Development and Instrumentation with PyRTL
  - https://doi.org/10.1109/MM.2020.2997704



Workflow/toolchain (3)

Cocotb:

- https://www.cocotb.org
- cocotb is an open source coroutine-based co-simulation testbench environment for verifying VHDL and SystemVerilog RTL using Python.

MyHDL:

- https://www.myhdl.org
- MyHDL turns Python into a hardware description and verification language, providing hardware engineers with the power of the Python ecosystem.
- MyHDL designs can be converted to Verilog or VHDL.

pyUVM:

- https://github.com/pyuvm/pyuvm
- pyuvm is the Universal Verification Methodology (UVM) implemented in Python instead of SystemVerilog. pyuvm uses cocotb to interact with simulators and schedule simulation events.

yosys:

- https://github.com/YosysHQ/yosys
- Yosys is a framework for RTL synthesis and more. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.