Christof Teuscher ECE 410/510: Hardware for AI and ML Codefest #3: Decide the SW/HW boundary, pick tools, code toy example Portland State University Department of Electrical and Computer Engineering (ECE)



















## **Next week**

- CUDA
- Mapping deep neural nets (CNN) on GPUs
- TPUs

## Wednesday


- No in-person codefest. Individual project time instead.
- · Work from home or get together somewhere in small working groups.


































## **Communication interfaces**

- Communication interfaces

  Advanced Interface Bus (AIB): Developed by Intel, AIB is an open-source, die-to-die interconnect technology that enables high-bandwidth, low-power communication between chiplets. It supports both parallel and serial communication modes.

  Universal Chiplet Interconnect Express (UCle): An industry-standard specification backed by major companies like AMD, Intel, Arm, and TSMC. UCle aims to establish an open ecosystem for chiplet integration with standardized physical interfaces, protocols, and power management.

  High Bandwidth Memory (HBM) Interface: While primarily for connecting memory chiplets, this interface uses through-silicon vias (TSVs) and microbumps to achieve very high bandwidth connections.

  Bunch of Wires (BoW): A simpler, more cost-effective interface for medium-bandwidth connections between chiplets, developed through the Open Compute Project.

  TSMC's Integrated Fan-Out (InFO) and Chip-on-Wafer-on-Substrate (CoWoS): These are packaging technologies that include specific interconnect interfaces for connecting multiple chiplets.

  Unclear of IP is available for any of these...

Unclear of IP is available for any of these...



