

Portland State

CUDA MLP (3)

- Memory optimization: Each layer has different memory access patterns and working set sizes. Separate kernels allow you to optimize memory usage specifically for each layer's requirements rather than trying to find a one-size-fils-all approach.

  Parallelism control: Different layers may benefit from different thread configurations. For example, the first layer in our implementation handles 4 inputs to 5 neurons, while the output layer handles 5 inputs to 1 neuron these naturally map to different parallelization strategies.

  Resource utilization: GPU resources like shared memory, registers, and thread counts can be tailored specifically to each layer's computational needs, which improves overall efficiency. Kernel fusion limitations: Willine fusing operations into a single kernel can reduce launch overhead, there are practical limits to how much computation can be packed into one kernel before it becomes inefficient. Separate kernels help manage this complexity.

  Synchronization points: Having distinct kernels creates natural synchronization points between layers, ensuring all computations from one layer are complete before the next layer begins


- rs, ensuring all computations from one layer are complete before the next layer begins
- layers, ensuring all computations from one layer are complete before the next layer begins processing.


  Debugging and profiling: With separate kernels, it's easier to identify performance bottlenecks or errors in specific parts of the network.


  Specialized optimizations: Different mathematical operations may benefit from specialized implementations convolutions, fully-connected layers, and activation functions all have different optimal implementations on GPUs.




















**PyTorch & CNNs** 

Tensor operations: PyTorch represents all data (images, weights, activations) as tensors that can be moved between CPU and GPU memory.
 Layer-by-layer optimization: Each CNN layer (convolution, pooling, etc.) is mapped

to specific GPU kernels that efficiently perform the required operations in parallel.

3. Memory management: PyTorch handles the complex memory allocations and transfers between host (CPU) and device (GPU) memory.

Computation graphs: PyTorch builds a dynamic computation graph that tracks operations and enables automatic differentiation for training.

5. Batching: Multiple inputs are processed simultaneously to maximize GPU utilization.


For the convolution operations specifically, PyTorch typically uses highly optimized libraries like cuDNN that implement various algorithms (direct convolution, FFT-based, Winograd, etc.) and automatically select the most efficient one based on input size

A Portland State

For CNNs, the mapping process involves:


and available GPU resources.

teuscher .: Lab




**PyTorch** 

teuscher .: Lab



Portland State







## **GPU vs TPU**

	GPU	TPU
Origin and design purpose	Graphics	Created by Google for ML
Architecture	Thousands of smaller cores designed for parallel processing.	More specialized architecture with matrix processing units (MXUs) specifically optimized for tensor operations.
Performance focus	More flexibility, broader applicability	Optimized for matrix operations and ML workloads.
Development and availability	NVIDIA, AMD, etc.	Proprietary, only through Google cloud
Software compatibility	Various frameworks, e.g., CUDA	TensorFlow
Power efficiency	Less power-efficient, but more flexibility	More power-efficient

teuscher .: Lab









## **TPU** key features

- Matrix Multiplication Unit (MXU): The central component designed to perform matrix operations quickly. It loads parameters and data from high-bandwidth memory (HBM), executes multiplications, and passes results to the next multiply-accumulator.
- TensorCores: Each TPU chip contains one or more TensorCores, with the number depending on the version. Each TensorCore consists of one or more matrix-multiply units, a vector unit, and a scalar unit.
- Activation Unit (AU): Provides hardwired activation functions commonly used in neural networks

teuscher .: Lab










- Regular arrangement of (simple) processing elements
- (PEs) in a grid pattern.

  Data flows rhythmically through the array of processors.


  Each PE performs the same operation (typically multiply-
- accumulate).


  Processing elements operate in lockstep, controlled by a global clock signal, [Wavefront computers, on the other hand, are asynchronous and data-driven.] · In a systolic array, all processing elements
- execute the same instruction (or fixed function) at any given time, just on different data values.
- MISD or SIMD or ? Controversial...


teuscher .: Lab





























https://arxiv.org/pdf/1706.03762

teuscher .: Lab

