

Christof Teuscher ECE 410/510 Spring 2025



Week 10

Codefest: Hello doc(umentation)!

ECE 410/510

Spring 2025

# Challenge #29

#### Overview and context:

Writing excellent documentation for a graduate-level chiplet design project requires balancing technical depth with clarity. The goal of this challenge is to provide some additional guidance and reminders on what a good documentation would look like. The key is treating documentation as a deliverable that demonstrates your technical competence and design thinking, not just an afterthought.

## Learning goals:

• Write a good documentation for your chiplet design project.

#### **Project Structure & Organization**

- Your documentation should clearly <u>demonstrate project success</u>, as outlined at the beginning of the course (see Canvas:
  - You successfully benchmarked your SW algorithm and identified the bottleneck(s).
  - You designed, built, and tested (in software, e.g., Verilog) a custom HW accelerator chiplet to remove the bottlenecks.
  - You synthesized your HW design down to the ASIC/transistor level and obtained relevant performance metrics, e.g., max. frequency, number of transistors, etc.
  - You applied co-design and an iterative approach to improve your design throughout the term.
  - You evaluated and benchmarked your entire system, i.e., SW + HW + communication inbetween and provided the evidence that your HW accelerator indeed accelerates the initial SW version.
- <u>Top-level README</u> should provide a clear project overview, installation instructions, and quickstart guide. Include your chiplet architecture diagram early - readers need to visualize the system before diving into details.
- <u>Separate documentation by domain</u>: Create distinct sections for the Python simulation/verification environment, Verilog RTL design, and the overall chiplet architecture. Each domain has different audiences and documentation needs.

## **Technical Content Requirements**

- <u>Architecture documentation</u> should explain your chiplet partitioning rationale, inter-chiplet communication protocols, and how your design addresses specific Al/ML workload requirements. Include timing diagrams, protocol specifications, and design trade-offs you considered.
- <u>Design decisions</u> need thorough justification. Explain why you chose specific memory hierarchies, data paths, parallelization strategies, etc. Graduate-level work expects you to demonstrate an understanding of alternatives and trade-offs.
- Vibecoding promts must be included so that anybody can reproduce your results.

#### **Code Documentation Standards**

• <u>Acknowledge</u> the use of Al tools.



Christof Teuscher ECE 410/510 Spring 2025



- Use tools like <u>Sphinx for Python</u> documentation and consider markdown with embedded diagrams for the overall project documentation. Keep your documentation version-controlled alongside your code, and write as you develop (as explained the beginning of this course) rather than retrofitting documentation at the end.
- <u>Verilog modules</u> should have comprehensive header comments explaining functionality, interface protocols, timing requirements, and any non-obvious implementation choices. Document your clock domains, reset strategies, etc.
- <u>Python scripts</u> need docstrings for all functions and classes, especially your testbenches and verification environments. Document your simulation methodology, what each test validates, and how to interpret results.

## **Hardware-Specific Elements**

- <u>Verification methodology</u> documentation is crucial. Explain your testbench architecture, coverage metrics, and validation approach. Include waveform examples for key scenarios.
- <u>Synthesis and implementation notes</u> should cover your target technology, timing constraints, area/power results, and any optimization strategies you employed.

#### **Academic Project Considerations**

- Related work section should position your design relative to existing chiplet architectures and AI/ML accelerators. Graduate work expects engagement with current research. Use answers to the Heilmeier questions as a starting point.
- Results and analysis need quantitative evaluation. Include performance metrics (e.g., max. clock frequency, latency, throughput, etc.), resource utilization (e.g., number of transistors, power consumption, etc.), and comparisons to baseline implementations (i.e., your software implementation) or published results where possible.
- <u>Future work</u> should identify limitations and potential improvements, demonstrating deeper understanding of the problem space.