These notes are copyrighted and are strictly for 2017-2018 courses at San Diego State University (SDSU).

No part of this publication may be reproduced, distributed, or transmitted in any form or by any means.

02 - Verilog-I

Hardware description languages

- Describes the exact behavior of all the components and their interfaces
- Some other reasons for using HDLs instead of schematic capture
- Greatly improves designer productivity
- Improves quality: more time can be spent on logic verification and optimization rather than on the detailed gate-level design
- Design reuse: A more concise and readable design makes it easier for the design to be reused by others
- Earlier design decisions: Allows making decisions about cost, performance, power, and area earlier in the design process
- A HDL is not a software programming language
- Software programming language can be translated into machine instructions and then executed on a computer
- When coding in an HDL, it is important to remember that you are specifying hardware that operates in parallel rather than software that executes in sequence

Digital systems

- Digital systems are highly complex
- At their most detailed level, they may consist of millions of logic gates or billions of transistors
- From a more abstract viewpoint, these elements may be grouped into a number of functional components, such as arithmetic logic units, memories, and control units
- Translating block diagrams into circuit schematics is time-consuming and prone to error
- Hardware description languages (HDLs) have evolved to aid in the design of systems with this large number of elements and wide range of abstractions
- Separating behavior from implementation: A HDL allows design and debugging at
 a higher level of abstraction without detailed descriptions (compared to gates or
 transistors layouts) before conversion to the gate and transistor level
- For example, a 32-bit multiplier schematic is a complicated structure
- The designer must choose what type of multiplier architecture to use. In contrast, the multiplier can be specified with one line of HDL code

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 2

VHDL and Verilog

- HDL is used extensively by industry and academia for modeling, implementation and verification of digital circuits
- The two most popular HDLs are Verilog and VHDL
- They were originally intended for documentation and simulation, but are now used to synthesize gates directly from the HDL
- VHDL, which stands for VHSIC Hardware Description Language, where VHSIC in turn was a Department of Defense project on Very High Speed Integrated Circuits, was developed by committee under government sponsorship
- Verilog is less verbose and closer in syntax to C, while VHDL supports some abstractions useful for large team projects
- May be a disadvantage as the syntax can cause beginners to assume C semantics
- Many Silicon Valley companies use Verilog while defense and telecommunications companies often use VHDL

Verilog


- Verilog was developed by Advanced Integrated Design Systems (later renamed Gateway Design Automation) in 1984 as a proprietary language for logic simulation
- Gateway was acquired by Cadence in 1989 and Verilog was made an open standard in 1990
- The language became an IEEE standard in 1995 and was updated in 2001
- In 2005, it was updated again with minor clarifications; more importantly,
 System Verilog was introduced, which resolve some of the Verilog's ambiguity and
 adds high-level programming language features that have proven useful in
 verification
- Verilog is a powerful hardware description language, which provides a mechanism for system description, modeling and documentation, simulation, synthesis (implementation), testing (fault simulation, test generation) and verification

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

2

Gate-level modeling

- A module represents a digital unit that can be described at various levels of abstraction
- For example, at the gate-level, we can describe a half-adder as follows:



• In Verilog, a primitive gate may be explicitly instantiated by using the primitive

```
gate_type [delay] instance_name (<output>, <inputs>)
```


gates

Verilog supports a set of primitive logic gates:

and, nand, or, nor, xor, xnor, not, buf
These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

Verilog module

- The Verilog language describes a digital system as a set of modules
- A module is the the basic unit of digital logic in Verilog
- Each of these modules has an interface to other modules as well as a description of its contents



module module_name (port declarations);
local variable declaration;
functional description of f
endmodule

- A module definition starts with the keyword module and ends with the keyword endmodule
- module_name is a user-defined name for the model
- The port declaration defines the module's external interface
- Modules may contain local signal declarations
- The module description shows the basic definition of a module
- Each statement in a Verilog module ends with a semicolon, except endmodule and end

and end
These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 6

Verilog syntax

- Identifier
- A... Z, a... Z, 0... 9, underscore. First char of identifier must not be a digit
- An _ (underscore) is ignored (used to enhance readability)
- Note that Verilog is case-sensitive. For example, y1 and Y1 are different signals in Verilog. However, using separate signals within a module that only differ in their capitalization is confusing
- Verilog comments are just like those in C
- Comments beginning with /* continue, possibly across multiple lines, to the next */
- Comments beginning with // continue to the end of the line
- Multi-line comments may not be nested. However, there may be single line comments inside a multi-line comment
- <u>Important</u>: Use comments to explain ports, signals, variables, or group of signals or variables, modules, functions, etc.

Four-valued system

- Verilog supports four logic values:
- 0: Logic-0 or FALSE
- 1: Logic-1 or TRUE
- x: Undefined, unknown, or don't care
- z: High impedance, floating, unconnected (no current flowing)
- When a signal is driven to different values (0, 1, or \mathbf{x}) by multiple drivers simultaneously, it is in contention (\mathbf{x})
- Hence an x can indicate a 0, 1, z, or in transition
- Verilog uses ${\bf x}$ to indicate an invalid logic level and ${\bf z}$ is useful for describing a tristate buffer, whose output floats when the enable is 0
- The x may randomly be interpreted by the circuit as 0 or 1, leading to unpredictable behavior
- Thus seeing x values in simulation is almost always an indication of a bug or bad coding practice
- Nevertheless, we can set bits to be x in situations where we don't care what the
 value is. This can help catch bugs and improve synthesis quality

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

6

Signal data types - net type

- Nets are used to model an electrical connection (physical wire) in a circuit
 between structural entities, such as gates (gate-level modeling) and between
 modules (structural modeling)
- Internal variables are only used internal to the module and are neither inputs nor outputs
- They are similar to local variables in programming languages
- Since nets are internal signals, they cannot be accessed by outside environment
- A wire is one type of net
- A net declaration always starts with the keyword wire (e.g., wire \times, y ;)
- <u>Initial values</u> may be specified in declarations: wire wire_variable = value;
- Awire does not store its value but must be driven continuously by its driver (e.g. x = y;)
- A net driver can be a gate's output, output of a module, or a continuous assignment (assign statement)
- The default value of net types is **z**, i.e., if a net is not driven by any driver, its value is **z**

Signal data types - reg type

- Ports and the local or internal variables of a module are informally called signals
- A signal can belong to one of the two data types: register or net
- Register type in Verilog (i.e., " \mathbf{reg} ") should not be confused with hardware registers
- While the term 'register' implies a hardware register, the name is used in Verilog to indicate a software register (i.e. a variable)
- The type reg simply means a variable that can hold a value (an abstract storage element) until a new value is assigned to it
- A register declaration always starts with the keyword reg (e.g., reg z;)
- The default value of register variables is 'x'

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 10

Net declaration

- Nets must be declared before being used, except for scalar wires, which is a source of errors
- Recommendation: Declare all nets explicitly at the top of each module, even when an implicit declaration could be made. This improves the readability and maintainability of the Verilog code
- Verilog-2001 provides 'aefault_nettype none to disable default net declarations. In this
 case, any undeclared signals will be a syntax error, which prevents hard-to-debug
 wiring errors due to a mistyped name

Vectors

- Signals can be either scalar (one bit) or vector (multiple bits)
- Vectors are represented using square brackets and the format is [index1:index2]
- A type declaration can be written as:

```
reg|wire [index1 : index2] List_of_Variables;
```

- We normally use the little endian convention index1>index2, where index1 indicates the most significant bit (MSB) and index2 indicates the least significant bit (LSB)
- Example: wire [15:0] x; //little endian convention; 16-bit signal; x[15] MSB
- MSB can be a smaller index than LSB

```
e.g. Reg [0:3] x,y; //big endian convention; //x[0] is the MSB
```

MSB:LSB can be any integer (negative numbers too)

wire [15:12] addr;

//MSB:LSB may be any integer

```
    The port size can also be a range defined as [ MSB : LSB ]
        input a,b,sel;
        output [7:0] result;
        //little endian convention
```

The default port/signal width is one bit

These notes are copyrighted and are strictly for 2017 course at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 13

Ports definition

- Inputs and outputs of a module (i.e., the ports) model the signals or pins of hardware components to interface with other modules or components
- All the ports in a list of port definitions must be specified

```
port_direction [port_type] [port_size] port_name1, port_name2,... ;
```

- Each port must be declared as an input, output or inout, which defines the port direction
- An input port specifies the internal name for a vector or scalar that is driven by an external entity
- An output port specifies the internal name for a vector or scalar which is driven by an internal entity and is available external to the module
 - An inout port specifies the internal name for a vector or scalar that can be driven either by an internal or external entity
- The port type defines the type of the port, such as wire or reg
- The default type for port signals is wire

Bit-selects and part-selects

- Bit select: selection of an individual bit: variable_name[index]
- Part select: selection of a group of bits: variable_name[msb:lsb]
- Bit-selects and part-selects can be used as operands in expressions
- Part selects must address a more significant bit on the left of the colon
- Verilog-2001 supports variable part selects by allowing to use variables to select a group of bits from a vector

```
[base_expr +: width_expr] //positive offset
[base_expr -: width_expr] //negative offset
```


- The starting point of the part-select (base_expr) can be a variable
- The width of the part-select (width_expr) must be constant
- The offset direction indicates if the width expression is added to or subtracted from the base expression

```
reg [63:0] word;
reg [3:0] byte_num; //a value from 0 to 15
wire [7:0] byteN = word[byte_num*8 +: 8];
```

In the preceding example, if byte_num has a value of 4, then the value of
word[39:32] is assigned to byten. Bit 32 of the part select is derived from the
base expression, and bit 39 from the positive offset and width expression
These notes are copyrighted and dare strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 14

Ports

- Ports are signals to interface with outside environment
- input for input ports, can be read but cannot be written
- output for output ports can be written but cannot be read
- inout for bi-directional ports can be read and written
- Port connection rules:
- inputs: internally must always be of type net, externally the inputs can be connected to a variable of type reg or net
- outputs: internally can be of type net or reg, externally the outputs must be connected to a variable of type net
- inouts: internally or externally must always be type net, can only be connected
 to a variable net type



- An input or inout port cannot be declared to be of type reg
- An inout port may only be driven through a gate with high impedance capabilities (such as a bufit gate)

Logic operations

- Verilog has built-in logical operations
- Logic gates are inferred by the use of their corresponding operators
- The operations are defined for four-valued signals
- Example: The following truth table shows a truth table for an AND gate using all four possible signal values

- Note that the gate can sometimes determine the output despite some inputs being unknown
- input is 0. Otherwise, floating or invalid inputs cause invalid outputs, displayed as x For example 0 & z returns 0 because the output of an AND gate is always 0 if either
- An ${f x}$ output may correspond to a floating gate input $({f z})$ or uninitialized input $({f x})$ when the gate can't determine the correct output value

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 17

(2) Dataflow level modeling

- Three general styles for describing module functionality are dataflow, behavioral and *structural*
- Describing the behavior of a module using continuous signal assignment statements is called dataflow modeling
- A continuous signal assignment statement starts with the assign keyword
- The general form of the assign statement is:

assign [delay] List_of_Net_assignments

where the List_of_Net_assignments are in the form

net = expression {, net = expression };

A complete command such as assign Sum=A^B; is called a statement numerical, relational), literal values, and sub-expressions

An *expression* consists of a set of operands, and one or more operators (logical

- Continuous assign statement specifies a value to be driven onto a net
- The expression on the RHS of an assign statement may contain both "register"

o

- "net" type variables and the LHS must be a net-type signal (i.e., a port or wire)
 - If undeclared, the left-hand side is implicitly declared as a scalar (one bit) net

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 19

Bitwise and reduction operators

- Bitwise operators: act on single-bit signals or on multi-bit busses and do a bit-bybit comparison between two operands
- and &, or |, not ~, xor $^{\wedge}$, xnor $^{\sim}$ (or $^{\sim}$)

Operand A	Operand B	A&B	AB	~A	A^B	A∼^B
1010	0011	0010	1011	0101	1001	0110

- Reduction operators: operate on all the bits of an operand vector and return a single-bit value as output
- These are the unary (one argument) form of the bit-wise operators above - and &, or |, xor $^{\wedge}$, nand $^{\otimes}$, nor $^{\sim}$ |, xnor $^{\sim}$ (or $^{\wedge}$)

A^~	0 1
~ A	0
A	1
~&A	1
&A	0
Operand A	1010

Unary Reduction operators imply a multiple-input gate acting on a single bus

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.


Combinational logic description using dataflow level modeling

- The continuous assignment is always active (driving a 0, 1, ${\bf x}$, or ${\bf z}$), regardless of any state sequence in the circuit
- assign statement change, the output value is assigned to the left hand side (LHS) Any time the operand or operands on the right hand side (RHS) expression of an
- Thus the RHS expression is continuously evaluated as a function of changing inputs
- If any input to the assign statement changes at any time, the assign statement will be reevaluated and the output will be propagated
- This is a characteristic of combinational logic
- Thus continuous assignments provide a means to abstractly model combinational hardware driving values onto nets
- Use continuous assignments to describe combinational logic that can easily be described using a straightforward expression
- A Verilog module can contain any number of continuous assignment statements


All continuous signal assignment statements execute *concurrently*

- Thus concurrent assignment statements can be written in any order
- This is different from conventional programming languages like C or Java in which statements are evaluated in the order they are written

Dataflow level modeling



0 000



endmodule complex function into intermediate steps Often, it is convenient to break a

```
assign cout = g | (p & cin); // do we need parenthesis here?
module fullAdder(input a, b, cin,
                            output s, cout);
                                                                          assign p = a \land b;
assign g = a \& b;
assign s = p \land cin;
                                                      wire p, g;
```

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 21 // No, and has higher precedence than or endmodule

Examples

```
module gates2
                                                   output [3:0] y1, y2, y3, y4, y5);
                                                                               /* Five different two-input logic gates
                                                                                                                                                                                                           assign y4 = ~(a & b); // NAND
                                                                                                                                                                                 // XOR
                                                                                                                                // AND
                                                                                                                                                                                                                                     assign y5 = \sim (a \mid b); // NOR
                                                                                                                                                        // OR
                           module gates (input [3:0] a, b,
                                                                                                      acting on 4 bit busses */
                                                                                                                              assign y1 = a \& b;
                                                                                                                                                      assign y2 = a | b;
                                                                                                                                                                               assign y3 = a ^ b;
                                                                                                                                                                                                                                                               endmodule
```

module generate_mux (input [0:7] data, input [0:2] select, output out); assign out = data[select];

input [0:1] select, **output** [0:3] out); module generate_decoder (input in,

assign out[select] = in;

output xor_) ; output nor_,
output or_,
output xnor_, output and_,
output nand_ or_ = b | a, nor_ = ~(b | a), xor_ = b ^ a, nand_ = ~(b & a), $= \sim (b \wedge a);$ assign and = b & a, xnor_

Non-constant index in expression on RHS generates a MUX

generates a decoder/demux Non-constant index in expression on LHS

Examples: N-input gates examples

```
// assign y = a[7] | a[6] | a[5] | a[4] | a[3] | a[2] | a[1] | a[0];
                                                                               assign y = |a| // using the reduction operator
                                                                                                                // |a is much easier to write than
module or8(input [7:0]
                                          output y);
                                                                                                                                                                                            endmodule
```

```
assign z = \&x; //it is much easier to describe an n-input and gate
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   assign z = \sim (x[1] \& x[2] \& \dots \& x[n]); //n-input nand gate
                                                                                                                                                                                                                                                                                                               assign z = x[1] & x[2] & ... & x[n]; //n-input and gate
                                                                                                                                                                                                                                                                                                                                                                                                 and A00 (z,x[1],x[2],...,x[n]); //n-input and gate
                                                                                                                                                                                             nor3 = \sim |x, // reduction NOR
                               module gates3b (input wire [2:0] x
                                                                                                                                 output wire xor3);
                                                            output wire and3
output wire nor3
                                                                                                                                                                                                                             xor3 = ^x;
                                                                                                                                                                 assign and3 = &x,
// 3-input gates
```

assign $z = \sim(x[1] ^ x[2] ^ \ldots ^ x[n]);$ //n-input xnor gate nand N00 (z,x[1],x[2],...,x[n]); //n-input nand gate = ~&x; //n-input nand gate assign z

xnor X00 (z,x[1],x[2],...,x[n]); //n-input **xnor gate**These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. assign $z = {}^{\wedge}x$; //n-input xnor gate

22

Delay in assign statements


The default delay is zero

(input a, b,

In this example, the delay specifies the delay involved in the exclusive-or, not in the wire drivers

module modXor (output [7:0] AXorB, input [7:0] a, b); assign #5 AXorB = a ^ b; endmodule

assign #2 Cout = A & B; //& denotes logical AND assign #3 Sum = A ^ B; // denotes logical XOR //after 2 time units assign A&B to Cout //after 5 time units assign A^B to Sum output Sum, Cout); module HalfAdder (input A, B,



endmodule

- Verilog synthesizer ignores the delays specified in a procedural assignment statement
- May lead to functional mismatch between the design model and the synthesized

Delay in net declaration

 If we declare the wire and exclusive-or separately, we could assign a separate delay to the wire driver

wire [7:0] #10 AXorB;
assign #5 AXorB = a ^ b;

- When a delay is given in a net declaration, the delay is added to any driver that drives the net
- So if a or b changes, AXorB receives the result after 15 time units
- The combined use of a net specification and continuous assign is formally specified with the following descriptions of a net_declaration:

net_declaration := | net_type [drive strength] [vectored | scalared] [signed] [delay]

- In this example, we have defined a wand net with delay of 10
- - Two assign statements drive the net
 One assign statement has delay 5 and the other
- has delay 3 When input a changes, there will be a delay of fifteen before its change is reflected at the inputs that c connects to
- When input b changes, there will be a delay of thirteen

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 25

Numbers

- Specifying a constant value may be specified in either the sized or the un-sized form
- Syntax for sized constant values: <size>'<base><value>
- size (optional) is the exact number of bits to represent the number
- base (optional) represents the radix. The default base is decimal
- <value> defines the value
- Numbers can be specified in a variety of bases

Base	Symbol	Legal Values
binary	b or B	b or B 0, 1, x, X, z, Z, ?, _
octal	o or 0	o or O 0-7, x, X, z, Z, ?, _
decimal	d or D 0-9,	- '6-0
hexadecimal		h or H 0-9, a-f, A-F, х, X, z, Z, ?, _

• Note that the base letters, hexadecimal digits, **x** and **z** are not case sensitive

Logical operators

- Verilog supports three logical operators: and &&, or ||, not !
- Logical operators are typically used in conditional (if ... else) statements since they work with expressions
- e.g., if ((x==y) && z) a=1; //if x equals y and z is non-zero
- They can work on expressions, integers or groups of bits
- The logical operators treat their operands as Boolean quantities
- A non-zero operand is considered true (1 'b1)
- A zero operand is considered false (1 'b0)
- An ambiguous value (i.e. one that could be true or false, such as 4 'bxx00) is unknown (1 'bx)
- They return a one-bit result 1 (true), o (false), or x

_	_	
Вi	1	0
A:	0	0
A B	1	1
A&&B	0	1
Operand B	0.0	011
Operand A	1010	1010

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 26

Truncation and padding

- If the size is less than the number of bits specified, the number is truncated from the left (the upper bits)
- If the size is greater than the number of bits specified, the number is padded on the left with 0s
- However, constants starting with z or x are padded with leading zs or xs to reach their full length when necessary
- Verilog automatically extend a logic z or x to the full width of the left-hand side data = 'bz; //data will be 'hzzzzzzzzzzzzzzzz
 If the size is not given, the number is assumed to have as many bits as the expression in which it is being used
- It is better practice to explicitly give the size
- The characters z and ? are equivalent in numbers

	O H	MISTREM	מבכדווומד	0OIOIO (32-DICS)
	, 07	unsized	octal	000111 (32-bits)
	1'b1	1 bit	binary	1
	8'hc5	8 bits	hex	11000101
	6'hF0	6 bits	hex	110000 (truncated)
	6'hF	6 bits	hex	0011111 (zero filled)
These notes	Zu,9	6 bits	hex	ZZZZZZ (z filled)

More examples

```
// All but the lsb are Z (4'bzzz1) (Z filled)
                                                                                                                                                                                                                               An 8 bit unknown number (8'bxxxx_xxxx)
                                                                    binary number 1001 (9 decimal number)
                                                                                                                                                                                       binary number 00000001 (zero filled)
                                                      octal number 12 (10 decimal number)
                                    hex number 12 (18 decimal number)
                                                                                                                                                    decimal number 12 taking 8 bits
                                                                                                                                                                                                            0000000011110001 (zero filled)
                                                                                                              hex number 12 taking 8 bits
// A signed decimal numbe
                 An unsized hex number
                                                                                                                                 A 6 bit octal number
                                                                                            // 8-bit binary number
                                                                                                                                                                      8'b1010_0011 // 10100011
                                                                                                                                                                                                                                                                                       0001ZZZZ
                                                                      ,b1001
8'b10010011
                                                                                                                                                                                                                                                 4'b100Z
                                                                                                                                                                                                                                                                                                                          4'bl0xx
                                                                                                                                                                                                         16'hfl
                                                                                                              8'h12
                                                                                                                               6,067
                                                                                                                                                    8'd12
                                                                                                                                                                                                                                                                                       8'h1?
                                                                                                                                                                                                                                                                                                         2'b1?
                                                                                                                                                                                                                                                                    4'bz1
                                                                                                                                                                                                                               8 bx
                                                                                                                                                                                         8'b1
            haf
h12
                                                      ,012
```

- An underscore is not allowed as the first character of a number (this would be a valid identifier)
- Underscores may be included for readability, and are ignored

	Numbers	Bits	Base	Val	Stored
	3'b101	3	2	2	101
	'b11	2	2	3	0000011
	8'b11	8	2	3	00000011
	8'51010_1011	8	2	171	10101011
	3'd6	e	10	9	110
	6'042	9	8	34	100010
	8'hAB	8	16	171	10101011
	42	3	10	42	0000101010
ŀ	'1	٠.	n/a		11111

These notes are copyrighted and are strictly for 2017 courses at SDSU. Nof類

Inference

- Synthesis tools generally are able to infer arithmetic operators for the target technology
- Typically there are several implementations in the tool's library for each operator
- For example, carry-look-ahead adders, ripple-carry adders, Booth multipliers, and Wallace Tree multipliers
- Synthesis tool decides what is the best architectural implementation for a given operator
- Synthesis tool analyzes the netlist of each operator for area and speed, then
 chooses the best one based upon which implementation is the smallest, yet can
 still meet the timing goals
- If no timing constraints are specified the tool chooses smallest architectural implementation

Arithmetic operators

- Addition +, subtraction -, multiplication, / division, and modulo %
- Verilog-2001 adds a power operator, represented by an ** token
- It will return a real number if either operand is a real value, and an integer value if both operands are integer values

```
output [11:0] RES);
                     module umul_8bit (input [7:0] A,
                                             input [3:0] B;
// unsigned 8-bit multiplier
                                                                                               assign RES = A * B;
                                                                                                                                                                                                                                                       wire [\,8:0\,] tmp; // internal wires are local variables
                                                                                                                         endmodule
                                                                                                                                                                           module uadder_8bit(input [7:0] A, B,
                                                                                                                                                                                                     output [7:0] SUM,
                                                                                                                                                                                                                               output CO);
                       module adder( input [7:0] op1, op2
output [7:0] sum );
                                                                                                                                                                                                                                                                                                           assign SUM = tmp [7:0];
                                                                                                                                                                                                                                                                                                                                     assign CO = tmp[8];
                                                                                                                                                                                                                                                                                     assign tmp = A + B;
                                                                     assign sum = op1 + op2;
                                                                                                                                                                                                                                                                                                                                                                    endmodule
    // 8-bit adder
                                                                                      endmodule
```

• The presence of a 'z' or 'x' in a reg or wire being used in an arithmetic expression results in the whole expression being unknown ('x')

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 30

Negative numbers

- Negative numbers are represented in two's complement form
- An integer number with no radix specified (e.g. -12) is considered a signed value
- An integer with a <u>radix</u> specified (e.g. -8'd12) is considered an unsigned value -12/3; // evaluates to -4 -8'd12 / 3; // i becomes 244/3=81 (i.e. 8'b11110100/3)
- Net and reg types are unsigned by default

- In this example, ${f reg}$ is assigned a negative value but it is considered as an unsigned
- Nets and regs may be declared as signed

```
reg signed [63:0] data;
wire signed [7:0] vector;
input signed [31:0] a;
```

Sized and unsized numbers

Sized numbers are considered unsigned

```
16'hC501 //an unsigned 16-bit hex value
-8'dl2 // stored as 11110100 unsigned
```

- Sized numbers may be signed: the letter 's' can be combined with the radix to indicate that the sized value is signed
- Syntax for sized signed constant values: <size>'<s><base><value>

```
16'shC501 //a signed 16-bit hex value
```

- When a sized number specified without letter "s" or a register is used in an expression, its value is always treated as an unsigned number
- Verilog uses 2's complement arithmetic for signed operands and values

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 33

Signed and unsigned arithmetic

```
assign z1 = a * \$signed(4 \cdot b1011);
                                                                                                                                                                                                                                                                                                                                                                                           cast constant into signed
                                                                                                                                                                                                                                                                                                                                                                                                                                                  mark constant as signed
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         assign z2 = a * 4 \cdot sb1011;
                                                                                                                                                                                                                                                                                                                                                      output signed [15:0] z1,
                                                                                  Sum = A + B; // A and B are implicitly sign extended
                                                                                                                                                                                                                                                                                                                                  input signed [7:0] a;
                                                                                                                                                                                                                                                                                                           //signed multiply
                                                                                                                                                                                                output signed [7:0] SUM);
                                                    output signed [8:0] Sum);
                                                                                                                                                                  module sadder (input signed [7:0] A,
module sadd (input signed [7:0] A,
                         input signed [7:0] B,
                                                                                                                                                                                                                                                                                                                                                                                                                      output signed [5:0] prod);
                                                                                                                                                                                                                                                                                                                                                                                         input signed [2:0] b,
                                                                                                                                                                                                                                                                                                                                                             (input signed [2:0] a,
                                                                                                                                                                                                                                assign SUM = A + B;
                                                                                                                                                                                                                                                                                                                                                                                                                                                assign prod = a*b;
                                                                                                                                                                                                                                                                                                         //signed multiplier
                                                                                                                                                                                                                                                                                                                                    module mult_signed
                                                                                                                                                                                                                                                                endmodule
                                                                                                                endmodule
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           endmodule
```

- Note that many operations such as addition, subtraction, and Boolean logic are identical whether a number is signed or unsigned
- However, magnitude comparison, multiplication and arithmetic right shifts are performed differently for signed numbers

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 35

Signed and unsigned system functions

- In addition to being able to declare signed data types and values, Verilog adds two new system functions, \$signed and \$unsigned
- These functions can be used to convert an unsigned value to signed, or vice-versa
- Casting using \$unsigned(signal_name) will zero fill the input
- Casting using \$signed(signal_name) will sign-extend the input
- If the sign bit is \mathbf{x} or \mathbf{z} the value will be sign extended using \mathbf{x} or \mathbf{z} , respectively
- Assigning to a smaller bit width signal will simply truncate the necessary MSB's as usual
- Casting to the same bit width will have no effect
- Therefore, the casting operators, sunsigned and ssigned, only have effect when casting a smaller bit width to a larger bit

```
// signed multiply
input [7:0] a, b;
output [15:0] z,
wire signed [15:0] z_sgn;
wire signed [15:0] z_sgn;
assign z_sgn = $signed(a) * $signed(b);
assign z = $unsigned(z_sgn);
```

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 34

(2) Structural modeling

- The *behavioral* description specifies what a particular module does while *structural* coding style specifies how a module is composed of other modules or primitive gates to achieve a particular behavior
- A Verilog module can be described by specifying its internal logical structure for instance describing the actual logic gates or other modules it is comprised of
- A structural model of a digital system uses Verilog module instances to describe other components composed of other modules and gate primitives
- Verilog modules, described at the structural level, behavioral level, dataflow level, or any mix of these, can be interconnected with nets, allowing them to communicate

Structural description

- To describe the functionality of a digital system, we can partition the design into modules which can then be further divided until the design is simple enough to be described accurately
- This hierarchical description allows a designer to control the complexity of the design through the well-known divide-and-conquer approach to large engineering design
- To allow the creation of a hierarchy in a Verilog description, a module can be instantiated within another module
- Note that module definition is different than module instantiation
- We define a module by specifying the functionality of that module
- This module may then be instantiated in other modules as many times
 Each of these instantiations are called instances of the module
- Multiple instances of the same module are distinguished by distinct instance
- Instance names can be used for debugging
- Note that a module cannot contain definitions of other modules

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 37

Module instantiation format

Module instantiation format:

- For connecting the ports of the instantiated module to the nets in the top-level module, we can use a *positional association*
- In a positional (ordered) port connection, the first net connects to the first port of the component, the second net to the second port, etc.
- Recall that when you instantiate Verilog primitives, positional association is used

Structural description

- Structural modeling describes a module in terms of how it is composed of subcomponents
- Each unique copy of a module or a primitive gate is called an instance
- In a top-down description, each of these sub-components can be described structurally from its building blocks recursively until the pieces are simple enough to be described behaviorally
- By using module instances to describe complex modules, the designer can better manage the complexity of a design
- In a bottom-up description, once a module has been designed (mostly at the behavioral level), it can be used by (instantiated in) other modules, which creates a module hierarchy
- In this case, the behavior of a design can be described structurally, by making instances of primitive gates and other modules, connecting them together with nets

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 38

Structural modeling of a full-adder

If you have already described halfadder, you can instantiate it in another module to create a full adder $\frac{c_{in}}{r}$

H


¥



Module name Instance name assign Cout = w[2] | | w[3]; //the same as or gl(Cout,w[2],w[3]); endmodule

- In this example, fullAdder is called the top-level module
- Note that a module may contain a combination of *behavioral* modeling statements (always statements), continuous assignment statements (assign statements), or module *instantiations* referencing other modules or gate level primitives

Structural modeling example



an array of instances

```
FAO (A[0],B[0],, S[0],C[1]),
FAI (A[1],B[1],C[1], S[1],C[2]),
FA2 (A[2],B[2],C[2], S[2],C[3]),
                                                                                                                                                           FA3 (A[3], B[3], C[3], S[3], Cout);
//Intermediate carry signals
                                                     // instantiate
wire [3:1] C;
                                                                           fullAdder
                                                                                                                                                                                       endmodule
                                                                                                                                                                                                                                                                                                  A 4-bit binary adder can be
```

In this example, 4bitAdder is the top-level module

• •

formed with four full-adders

positional port connection list by omitting an expression, leaving two adjacent As can be seen in this example, module ports may be left unconnected in a commas

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

Array of instances

- This example showed the case where each instance was connected to a bit-select of the outputs and inputs
- When the instances are generated and the connections are made, there must be an equal number of bits provided by the terminals (ports, wires, registers) and needed by the instances
- In this example, eight instances needed eight bits in each of the output and input ports (It is an error if the numbers are not equal.)
- Instances are not limited to bit-select

connections

- module registerExpanded (output [7:0] q, input [7:0] d,
 input CLK, RST);
 dff r[7:0] (q, d, RST, CLK); module register (output [7:0] q, there are *n* instances, then each instance will If a terminal has only one bit (it is scalar) but be connected to the one-bit terminal
 - This example shows D flip flops connected to form a register

input CLK, RST);

CLK), CLK), CLK),

dff

CLK),

CLK),

input [7:0] d,

- The equivalent module with the instances expanded is shown at the bottom
- Note that CLK and RST, being one-bit scalars,

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 43 f r7 (q[7], d[7], RST, CT
r6 (q[6], d[6], RST, CT
r5 (q[5], d[5], RST, CT
r4 (q[4], d[4], RST, CT
r2 (q[3], d[3], RST, CT
r2 (q[2], d[3], RST, CT
r2 (q[3], q[3], RST, CT
r2 (q[3], q[3], RST, CT are connected to each instance

Array of instances

Consider this module example:

module 4bitAdder (input [3:0] A,B,

output [3:0] S output Cout);

xin2);

xor (xout[8], xinl [8], xin2[8]),

(output [1:8] [1:8]

module xor8

input

- tedious because each xor instance had to be This definition of the xor8 module is rather individually numbered with the appropriate
- an array of instances where the bit numbering Verilog has a shorthand method of specifying of each successive instance differ in a controlled way
- input [1:8] xin1, xin2); [6], xin2[6]), [5], xin2[5]), , xin2[7]), [4], xin2[4]), (xout[2], xinl [2], xin2[2]), (xout[1], xinl [1], xin2[1]); [3], xin2[3]), xor a[1:8] (xout, xinl, xin2); module xor8 (output [1:8] xout, (xout[5], xinl (xout[3], xinl (xout[6], xinl (xout[4], xinl endmodule
- The second module is the equivalent redefinition of module xor8 using arrays of instances
- The array of instances specification uses the optional range specifier to provide the numbering of the instance names
- or Isb of the range specifier both must be integers and one is not required to be There are no requirements on the absolute values or the relationship of the msb larger than the other
- Indeed, they can be equal in which case only one instance will be generated
- Given msb and lsb, 1 + abs(msb-lsb) instances will be generated •
- These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

42

Name association

- It is easy to swap two ports accidentally in an ordered list
- If the ports are both the same width and direction, then such errors can be difficult to debug
- Verilog allows to connect to a module's ports by naming the port and giving its connection
- It is recommended to use named port connections to avoid this problem and improve readability
- In a name association, the module's port names are used and the order of connections is irrelevant
- The period (".") introduces the port name as defined in the module being instantiated

```
(wire_connected_to_portn) );
 (wire_connected_to_port1),
                  (wire_connected_to_port2)
 (.port1
                                                        .portn
<module_name> <instance_name>
```

Name association

- Given that both port names and connection names are specified together, the connections may be listed in any order
- Ports may be left unconnected in a named port connection list either by omitting the name and expression altogether, or by leaving the expression blank in the parenthesis

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 45

Initial statement

- One approach to apply stimuli to the DUT is to use initial statements
- An initial statement contains a statement or block of statements


```
initial [begin]
... Procedural statements ...
[end]
```

- An initial statement executes the statements in its body at simulation time zero (at the beginning of simulation) only once and finish when the last statement executes
- The initial statement starts with the first procedural statement and continues executing until it finds the delay on the next statement
- The initial block is then suspended and scheduled to wake up at certain time
- Therefore, an initial statement is typically used in testbenches to initialize variables and uses procedural statements and delays to apply the test vectors in the appropriate order
- Initial statements are not synthesizable and should only be used in testbenches for simulation, not in modules intended to be synthesized into actual hardware
- The test vectors can be specified using one or more initial statements
 These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

Functional simulation using testbenches

- The idea of simulating a Verilog module is similar to an engineer's workbench
 where the system being designed is wired to a test generator that is going to
 provide inputs to the design under test and monitor the outputs as they change
- A testbench (or test fixture) is an HDL module that passes test vectors (or stimuli)
 to another module, called the design (module, unit) under test (DUT)

⁻estbench



- There are no input or output ports for the testbench
- In order to simulate a module, the <u>test vectors need to be known so</u> as to generate known output signals

Apply Inputs

Test fixture

- The test vectors (inputs to the DUT) are defined as reg and the outputs are defined as wire
- Simulator can apply testvectors to the DUT at some specified time, which could be in the future rather than immediately

Observe

DOT

outputs

Test benches are not synthesizable so it can use all Verilog

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 46

Delayed assignment

- A timing control #Δt; is commonly used in testbenches to delay or schedule execution of statements
- A timing (delay) control before a statement causes the execution of the immediately following statement to be delayed



- Δt is the <u>number of time units</u>, specifies the delay time units before a statement is executed (during simulation)
- It means that \(\Omega t\) time units has to pass before the RHS statement is executed
 and the result is assigned to the LHS
 - The expression on the RHS of a procedural assignment is evaluated when the assignment is executed
- When no delay is specified, the default is zero
- Note that when a delay time of zero is specified (#0), it forces the statement to the end of the list of statements to be evaluated at the current simulation time

Compiler directives

- Compiler directives are instructions to the Verilog compiler
- Compiler directives start with a <u>back tic</u> and executed prior to simulation time zero and synthesis
- The effect of a compiler directive starts from the place where it appears in the source code, and continues through all modules synthesized after the directive, whether in the same file, or in files that are synthesized separately, to the point where the directive is reset, until the next appearance of the directive, or the end of the last module to be synthesized, or until
- A compiler directive can be used with different values in different modules

Example:

```
'default_nettype net_type // sets the default net type for implicit net declarations, net_type is one of: 
// wire, tri, tri0, tri1, triand, trior, trireg, wand, wor, none
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           // like `ifdef except logic is reversed, true if macro_name is undefined
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                // include source lines3 when no prior macro_name defined
                                        define macro_name macro_code // substitute macro_code for macro_name
                                                                                                                                                                                                                                                                                                       // include source lines1 if macro_name1 is defined
                                                                                      'define macro_name(par1, par2,...) macro_code // parameterized macro
                                                                                                                                                                                                                                                                                                                                                                                     // any number of elsif clauses, the first defined
                                                                                                                                                                        // units/precision for time e.g. for %t
                                                                                                                                                                                                                                                                                                                                                                                                                                       // macro name includes the source lines
'include file_name // include source code from another file
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        resetsall resets all compiler directives to default values
                                                                                                                          // undefine a macro
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // end the construct
                                                                                                                                                                                                                                                                                                                                                // the source lines1
                                                                                                                                                                                                                                                                                                   ifdef macro_name1
                                                                                                                                                                                                                                                                                                                                                                                elsif macro_name2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           'ifndef macro_name
                                                                                                                          undef macro_name
                                                                                                                                                                             timescale 1ns/1ns
                                                                                                                                                                                                                                                                                                                                                <source lines1>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         <source lines3>
                                                                                                                                                                                                                                                                                                                                                                                                                                  <source lines2>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  endif
```

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 49

Example

- If the compiler directive, timescale lns/100ps was placed before a module
 definition, then all delay operators in that module and any module that followed it
 would be in units of nanoseconds and any time calculations would be internally
 rounded to the nearest one hundred picoseconds (1/10ns)
- For example 10.512ns is interpreted as 10.5ns
- Example: 'timescale 10ps/1ps

```
nor #3.57 (z, x1, x2); // nor delay = 3.57 x 10 ps = 35.7 ps => 36 ps
```

- The 'timescale directive can have a huge impact on the performance of simulators. It is a common new-user mistake to select a time precision of 1ps
- Adding a 1ps precision to a model that is adequately modeled using either 1ns or 100ps time precisions can increase simulation time by more than 100% and simulation memory usage by more than 150%

timescale compiler directive

- Simulation times have been described in terms of "time units"
- Any design that includes #delays relies on the accuracy of the specified time units and precisions set by the compiler directive 'timescale
- The 'timescale compiler directive is used to define time units of any delay operator (#) and the precision to which time calculations will be rounded

- Precision is the maximum number of decimal places used in time values
- Hence, the precision unit defines how delay values are to be rounded off during simulation and all delays are rounded to the nearest precision unit
- Precision unit must be less than or equal to the time unit
- Note that only 1, 10 or 100 are valid integers for specifying time units and valid time units include s, ms, us (μ s), ns, ps, fs
- The default is 1ns with precision of 100ps

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 50


Full-adder and its testbench

```
// Note that only ci is changed at time=10
                                                    assign cout = a & b | cin & (a ^ b);
                            output sum, cout);
    cin,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       // Verilog built-in system function
module fullAdder(input a, b,
                                                                                assign sum = cin ^ a ^ b;
                                                                                                                                                                                                                                            // Instantiate the design under test (DUT) in the testbench
                                                                                                                                                                                                                                                                    fullAdder FA00 (.a(a),.b(b),.cin(ci),.cout(co),.sum(s));
                                                                                                                                                                                                                                                                                                                                                      a=1'b0; b=1'b0; ci=1'b0; // time = 0
ci=1'b1; // time = 10.
                                                                                                                                                                                                                                                                                                                                                                                                                                            b=1;//the same as b=1'bl;// time = 20 ci=1'b0; a=1'b1; // time = 30
                                                                                                               endmodule
                                                                                                                                                                                   a,b,ci; // stimuli are defined as regs
                                                                                                                                                         wire s,co; //outputs are defined as wires
                                                                                                timescale lns / lns
                                                                                                                             module tb_fullAdder;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       $finish;
                                                                                                                                                                                                                                                                                                                                 initial begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               endmodule
                                                                                                                                                                                                                                                                                                                                                                                        #10;
                                                                                                                                                                                                                                                                                                                                                                                                                                              #10;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      #10;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       #
```

- Use tb_modulename for naming your testbenches
- List the variables only when their values change
- \$finish is a control task that exits the simulator and the control returns back to the host operating system

2-to-4 decoder

```
instances
                                                                                                                                                                                      Array of
                  output [0:3] y);
                                                                           // same type are separated by ,
module decoder2to4 (input A,B,En
                                                        not // multiple gates of the
                                                                                                                                                      U2 (y[0],Anot,Bnot,En),
                                                                                                                                                                       U3 (y[1],Anot,B,En),
U4 (y[2],A,Bnot,En),
U5 (y[3],A,E,En);
                                                                                              U0 (Anot,A),
U1 (Bnot,B);
                                     wire Anot, Bnot;
                                                                                                                                                                                                                                   endmodule
```



 λ_1

2

33

```
output [0:3] y);
module decoder2to4 (input A, B, En,
                                       assign y[0] = -A \& -B \& En,
                                                        Y[1] = A & B & En,

Y[2] = A & B & En,

Y[3] = A & B & En,
                                                                                                                            endmodule
```

Dataflow model

```
wire [0:3] y; //outputs are defined as wires reg A, B; // stimuli are defined as regs
module tb_decoder2to4;
                                               reg
```

```
// time = 20
// time = 30
// time = 40
// time = 45
                                                                        A = 1^{1}b0; B = 1^{1}b0; EN = 1^{1}b0; // time = 0 #10; EN = 1^{1}b1;
// Instantiate the decoder (DUT) decoder2to4 UUT (.A(A), .B(B), .En(EN), .y(y));
                                                                                                                 \#10; A = 1'b0; B = 1'b1;

\#10; A = 1'b1; B = 1'b0;

\#10; A = 1'b1; B = 1'b1;
                                                                                                                                A = 1.51;
A = 1.51;
EN = 1.50;
                                                         initial begin
                                                                                                                                      #10; A
#10; A
```

endmodule

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

53

Replication operator

- The replication operator {n{item}} makes n fold replication of item
- N is a constant value

```
a = 1'b1; b = 3'b101;

r = \{3\{a\}, b\}; // r = 111\_101

//{4{4'b1001,1'b0}} // 1001010010010010010
                                                                                                           assign x = \{2\{1,b0\}, a\}; // 001
```

Concatenation operator

The concatenation operator {op1, op2, ...} combines two or more operands to form a larger vector

```
y = \{b, 2'b11, a\}; // y = 010_11_1 //underscore is just for readability
                                                                                                                                                                       z = \{b, 1\};// incorrect. The operands must be sized
                                                                                         x = {a, b}; // x = 1010
                                                              a = 1'b1; b = 3'b010;
                        reg [2:0] b, c;
reg a;
```

Often, it is necessary to operate on a subset of a bus or to concatenate, i.e., join together, signals to form busses

```
assign \{A,B\} = X; // split X into A and B. The width of A and B are defined
                                                                                                                                                                                                                                                                                                                                                                           00000011110011001111
                                                                                                                                                                                                                                                                                                                                                                                                                                              111001111
                                                                                                                                                                                                                                                                                                                                                                                                              00111100
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   00000011
                                         {b[7:0],b[15:8]}= {a[15:8],a[7:0]}; // byte swap
                                                                                                                           wire [7:0] A,B; wire [3:0] C; wire [11:0] D;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of thi
                                                                                                                                                                                                                                                                                                                                                           assign {A1,B1} = X; // split X into A and B
                                                                                                                                                                                                                                                                                                                                                                                                 wire [19:0] Y = 20'b0000011110011001111;
                                                                                                                                                                                                                                                                                                                     wire [15:0] X = 16'b0000001111001100;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          wire [11:0] Z= 12'b001111001100;
                                                                                                                                                                                                                                                                            wire [7:0] Al, Bl, A2, B2, A3, B3;
                                                                                                                                                                    assign \{A,B\} = \{C,D\};
                                                                                                                                                                                                                                                                                                                                                                                                                                       assign \{A2,B2\} = Y;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      assign {A3,B3} = Z;
reg [15:0] a,b;
```

Some tricky points

A sized negative number is not sign extended when assigned to a register

```
//Initial statements are used in testbenches
                                                                             nibble = -1;  // i.e. 4'bl111
byte = nibble; // byte becomes 8'b0000_11111
reg [7:0] byte;
reg [3:0] nibble;
                                                     initial begin
```

- To perform signed arithmetic, all operands in the expression must be signed
- If any operand in an expression is unsigned, the operation is considered to be unsigned
- Consider this addition example
- Adding two values that are n-bits wide will produce a n+1 bit result
- In general adding an m-bit and an max(m,n)+1 bit for results n-bit numbers require
- In this example, A and B and cin are unsigned and hence the addition is unsigned

assign Sum = $\{A[2],A\} + \{B[2],B\} + cin;$ **output** [3:0] Sum); module uadd (input [2:0] A, input [2:0] B, input cin, endmodule

Some tricky points

```
module sadd (input signed [2:0]
Consider this addition module
```

À, B,

```
output signed [3:0] Sum);
                                                                            assign Sum = A + B + $signed(cin);
input signed [2:0]
                               input cin,
                                                                                                     endmodule
                                                                                                              now equals 4'b1111 and we would
                                                                                 operator sign extends the cin so it
                                                                                                                                               have been subtracting 1 instead of
                                                 - Ifcin = 1, then the $signed
          This code is incorrect
                                                                                                                                                                              adding 1
```

- A similar functional error occurs if we declare cin to be a signed input
 - We can use a concatenation operator to solve the issue

```
Sum = A + B + \$signed(\{1.b0,cin\});
                                                                   output signed [3:0] Sum);
module sadd (input signed [2:0] A,
                         input signed [2:0] B,
                                                input cin,
                                                                                                assign
                                                                                                                      endmodule
```

Note that concatenation results are unsigned, regardless of the operands

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 57

Some tricky points - Sign of part selects

Part-select results are unsigned, regardless of the operands, even if part-select specifies the entire vector

```
assign z1 = a; // a is signed -> sign-extended assign z2 = \$signed(a[6:0]) * b; // cast a[6:0] to signed -> signed multiply
                                                                                                          assign z1 = a[7:0]; // a[7:0] is unsigned -> zero-extended assign z2 = a[6:0] * b; // a[6:0] is unsigned -> unsigned multiply
                                                                 output signed [15:0] z1, z2;
                                                                                                                                                                                                                                                                                             z2;
                                  input signed [7:0] a, b;
//Functionally incorrect
                                                                                                                                                                                                                                                 input signed [7:0] a, b;
                                                                                                                                                                                                                                                                                       output signed [15:0] zl,
                                                                                                                                                                                                               //Functionally correct
                                                                                                       assign z1 = a[7:0];
```

Splitting the output

- We can use concatenation operator on the left hand side of a statement to split an output into pieces
- This example shows how to split an output into two pieces, SUM and Cout

```
assign \{ \text{Cout,SUM} \} = A + B + \text{Cin}; 
// \{ \} is the concatenation operator 
// the 4 least significant bits of A+B+Cin will be stored in in SUM 
// and the most significant bit will be stored in Cout
module adder4bits (input [3:0] A,B, // little endian convention input Cin,
                                                               output [3:0] SUM,
                                                                                                        output Cout);
                                                                                                                                                                                                                                                                                   endmodule
```

This example shows how to sign extend a 16-bit number to 32 bits by copying the most significant bit into the upper 16 positions

```
assign y = \{\{16\{a[15]\}\}, a[15:0]\};
                           output [31:0] y);
module signextend (input [15:0]
                                                                              endmodule
                               lower);
                           output [7:0] upper,
                                                     assign {upper, lower} = a*b;
  module mul (input [7:0] a, b,
                                                                                endmodule
```

28 These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

Some tricky points - Mixing signed and unsigned

- Do not mix unsigned and signed types in one expression
- This results in functional incorrectness because Verilog interprets the entire expression as unsigned if one operand is unsigned
- The synthesizer generates a warning message when unsigned-to-signed/signedto-unsigned conversions occurs (Check for warnings about implicit conversions/assignments)

```
assign z = \$signed(a) * b;
                                  input signed [7:0] b; output signed [15:0] z;
                                                                                                                                                                         output signed [15:0] z;
                                                                                                                                    input [7:0] a;
input signed [7:0] b;
                                                                             assign z = a * b;
//unsigned multiply
                                                                                                                 //signed multiply
                     input [7:0] a;
```

output signed [11:0] z; constant is unsigned **assign** $z = a * 4 \cdot b1011;$ input signed [7:0] a; // unsigned multiply

þ; output signed [15:0] z; assign z = a * b; input signed [7:0] a, //signed multiply

- If we multiply -3 (3'b101) by 2 (3'b010) with the following code we get 10 (6.5001010)
 - mixed signed with unsigned we actually multiplied 5 by 2 and got 10 since the The reason for this is that since we operation is considered unsigned

output signed [5:0] prod); ď module mult (input signed [2:0] input [2:0] b, assign prod = a*b; endmodule

9

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 59

Relational and equality operators

- The relational operators typically used in conditional expressions
- These include > (greater than), >= (greater than or equal), == (equal), and != (not
- Relational operators compare two operands and indicate whether the comparison is true or false
- They evaluate to a Boolean false, which is equivalent to one bit 1'b0 and Boolean true, which is equivalent to 1'b1
- These operators synthesize into comparators
- Note that since reg and wire types are unsigned, the synthesized comparators will be unsigned
- If the comparison is ambiguous, the result is unknown (1.bx)

```
2'b11 > 2'b1X // is unknown (1'bX)
2.b10 > 2.b0X // is true (1.b1)
```

- So a comparison operator may return 0, 1 or x
- || \ || \ ٨ v The rules about unknown and ambiguous comparisons using == != are not followed closely by all simulators. Be careful!

these notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

61

Summary

a && <u>___</u> AND XOR a ~^ b XNOR NOT OR Bitwise a & b a v b a ~ a

Note distinction between ~a and !a

Reduction	AND	NAND	OR	NOR	XOR
Redu	8	~	-	~	<
cal	NOT	AND	OR]	
ogical-	_	ه 2	Q		

Comparison	Relational	[in]equality returns x when x or z in bits. Else returns 0 or 1	case [in]equality returns 0 or 1	based on bit by bit comparison
Con	a < b a > b a < = b a > = b	a == b a != b	a === b a !== b	

Note the distinction between the unary reduction operators and the bitwise logic operators, which look the same. The meaning depends on the context, and brackets may be needed to force a particular interpretation

```
assign eq = (a == b);// defaults to 1-bit wire in Verilog-2001
                                                                                                            'eq' is not
                                                         //defaults to wire, width of port y
                                                                                                            // ERROR in Verilog 1995:
                          [31:0] a, b);
                                                                                                                                       // declared
module mulTest (output [63:0] y,
                            input
                                                       assign y = a * b;
```

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 63

Logical and case equality and inequlity operators

- and inequality i = operators will return an x if any bit II of an operand is x or z The logical equality
- However, the case equality operator (===) and inequality operator (!==) can be used to specify that individual unknown or high impedance bits are to take part in the comparison
- That is, a 4-valued logic comparison is done where the value of each bit being compared, including the unknowns and high impedances, must be equal
- Therefore, case equality === and inequality !== operators: x and z values are considered in comparison
- the individual bits of their operands separately, the case equality operators are While the case equality operators (===, i==) and the bitwise operators treat not generally synthesizable

=:	0	X	×
==	1	X	×
!==	0	1	0
===	1	0	1
Operand B	0110	0XX0	0XZ0
Operand A	0110	0110	0XX0

62 These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

Shift operators

- Logical shift operators >> and << shift the first operand by the number of bits specified by the second operand
- Result is the same size as first operand, always zero filled from the left or right

```
// shift right: d = 0010
                                     // shift left: c = 0100
a = 4'b1010;
                 d = a >> 2;

c = a << 1;
```

- Vacated positions are filled with zeros for both left and right shifts (There is no sign extension)
- Arithmetic shift operators <<< and >>> have been added to Verilog-2001

- An arithmetic right-shift operation >>> maintains the sign of a value, by filling with the sign-bit value as it shifts
- For example, if d=8'b10100111 is an 8-bit signed variable, then d >>> 3 //arithmetic shift yields 8'b11110100 d >> 3 //logical shift yields 8'b00010100

The conditional operator

- The conditional operator (?:) can be used in place of the if statement when one of two values is to be selected for assignment
- The general form of the conditional operator is:

signal ::= conditional_expression ? true_expression : false_expression

- If the conditional_expression is TRUE (or nonzero), then the operator chooses the value of the true_expression to be assigned to signal. Otherwise the value of false_expression will be assigned to signal
- ?: is also called a *ternary operator* because it takes three inputs
- ?: is especially useful for describing a multiplexer
- The conditional operators are synthesizable as multiplexers or tri-states
- Multiplexer is a combinational circuit where an input is chosen by a select signal

Note that a two-input mux is actually a three-input device (a,b,sel): out =a if sel =1 and out = b if sel =0

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 65

A 4-to-1 multiplexer

//A 4:1 multiplexer can select one of four inputs using nested conditional //operators.


module mux4(input [3:0] d0, d1, d2, d3, input [1:0] s, output [3:0] y);

assign y = s[1] ? (s[0] ? d3 : d2) : (s[0] ? d1 : d0);

• If s[1] = 1, then the multiplexer chooses the first expression, (s[0] ? d3 : d2). This expression in turn chooses either d3 or d2 based on s[0] (y = d3 if s[0] = 1 and d2 if s[0] = 0). If s[1] = 0, then the multiplexer similarly chooses the second expression, which gives either d1 or d0 based on s[0]

Multiplexer examples

```
module mux2x1 (input a, b, sel;
wire w;
    assign w = sel ? a : b;
    assign out = w;
    assign outbar = ~w; //~ denotes not
endmodule
```



- Could have we defined out as inout instead of using wire w?
- Two different description of the same module (multiplexer):

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

99

Operator precedence

- The operator precedence specifies the order of evaluation
- This table shows the precedence of operators from highest to lowest
- Operators on the same level evaluate from left to right
- When an expression is evaluated, the operator with higher precedence is evaluated first

Operator	Name
	bit-select or part-select
	parenthesis
~;-	logical and bit-wise NOT
&, , ~&, ~ , ^, ~, ^^, ^~	&, $ \cdot \sim \&, \sim , \wedge, \sim, \sim $ reduction AND, OR, NAND, NOR, XOR, XNOR; If X=3'B101 and Y=3'B110, then X&Y=3'B100, X^Y=3'B011;
+, -	unary (sign) plus, minus; +17, -7
{}	concatenation; $\{3^{\circ}B101, 3^{\circ}B110\} = 6^{\circ}B101110$;
{{ }}	replication; {3{3'B110}} = 9'B110110110
*, /, %	multiply, divide, modulus; / and % not be supported for synthesis
+, -	binary add, subtract.
< \ \	shift left, shift right; X<<2 is multiply by 4

Operator precedence – Cont'd

- 1 expression, a + b is evaluated first and then չ Հ For example, in the a >> 1 is evaluated
- We can use parentheses to alter the precedence, as in a + (b >) 1
- It is a good practice to use parentheses to make an expression clearer, as in (a b) >> 1, even when they are not required

<, <=, >, >=	comparisons. Reg and wire variables are taken as positive numbers.
== ; ;==	logical equality, logical inequality
===, !==	case equality, case inequality; not synthesizable
જ	bit-wise AND; AND together all the bits in a word
~, <> ,	bit-wise XOR, bit-wise XNOR
	bit-wise OR; AND together all the bits in a word
&&,	logical AND. Treat all variables as False (zero) or True (nonzero).
_	logical OR. (7 0) is (T F) = 1, (2 -3) is (T T) = 1, (3&&0) is (T&&F) = 0.
3:	conditional. x=(cond)? T:F;

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 69

(3) Behavioral level

- We learned that the behavior of a module can be described using continuous signal assignment statements
- describing the function of a module behaviorally) without directly specifying how A behavioral model of a module is an abstraction of how the module works the module is implemented in terms of structural logic gates
- In this case, the behavior of logic is described similar to a programming language at the higher-level of abstraction than gate-level modelling and dataflow level modelling
- In this way, the designer can focus on developing the design that works correctly and has the intended behavior
- Synthesis tools read a behavioral description of a circuit and automatically design Behavioral models are useful at the early stages of the design cycle where a designer is more concerned with simulating the system's intended behavior
- The behavioral model can be synthesized to <u>several alternate structural</u> a gate level structural version of the circuit

implementations of the behavior

Summary of operators

- Arithmetic operators
- m/n m%n (modulo), ** (in verilog 2001 only) m*n m-n-m-n+m
- Bitwise operators

m&n

Unary reduction operators

Ħ <u>≓</u> Ħ ~ &m

- Logical operators
- m m&&n m!
- Equality operators (compares logic values of 0 and 1) m==n m!=n
- Identity operators (compares logic values of 0, 1, ${f x}$ and ${f z})$

m===m

Relational operators

m<n m>m m<=n m>=n

- Logical shift operators
- п \ m<<n

Miscellaneous operators

sel?m:n $\{m,n\}$ $\{n\{m\}\}$

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

2

Behavioral level

- The basic Verilog statement for describing the behavior is an always block
- An always statement starts off with an event control statement
- An event occurs when a signal (a net or register) changes its value
- ... Procedural statements end always [event_control]
 begin [: name_for_block] [variable declaration]
- An event control statement always starts with symbol @ and has the format of @(sensitivity list)
- The general form of the event control statement is:
- event_control::= @ event_identifier | @ (event_expression) | @* | @(*) (los|neg>edge <signal>)
 - Event control statements provide a means of watching for a change in a value

Sensitivity list

- The sensitivity list of an always block is the list of names appearing in the event control statement
- Sensitivity list specifies events on which signals activating always blocks
- An event control is triggered when any one of the events in the sensitivity list
- Any number of events can be expressed in the event control statement such that the
 occurrence of any one of them will trigger the execution of the statement
- These event identifiers are separated with or (in Verilog 1995) or commas (in Verilog 2001), which allows us to wait for any of several events
- Sensitivity list can be used to describe both combinational and sequential logic
- Sensitivity list for the combinational logic has the format of always @(list_of_sensitive_signals)|@*|@(*)
- Sensitivity list for the sequential logic has the format of always @ (<pos|neg>edge <signal>)
- Essentially, @(*) is shorthand for "all the signals on the right-hand side of the statement or in a conditional expression"

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 73

Reg type in procedural statements

- A register type must be used when the signal is on the left-hand side of a procedural assignment (e.g., target variables in the body of an always statement)
- Why only reg type variables can be assigned within an always block?
- The sequential always block executes only when the event expression triggers
- At other times the block is in the suspended mode
- A signal being assigned to must therefore retain the last value assigned (not continuously driven)
- Register variable can be referenced anywhere in module, but they can be assigned only with procedural statements
- Anything assigned in an always block must be declared as type reg
- Register variable cannot be input or inout

Examples

 The always block can be used to infer combinational logic and sequential logic module halfAdder_behavioral(input A, B,

output reg Sum, Cout);
same as always @* B

always @(A,B) begin // the same as always @*

Sum = A ^ B;

Cout = A & B;

end

endmodule



- always block reevaluates the statements inside the always statement any time any of the signals in the sensitivity list change
- In this example, the always statement states that the simulator should suspend
 execution of this always block until an event (change) occurs on A or B
- Every always starts executing at the start of simulation
- When a change occurs on any one (or more) of these, then execution will continue with the statements in the begin ... end block
- If, while waiting for the event, a new value for the expression is generated that happens to be the same as the old value, then no event occurs
- 2:1 multiplexer at the behavioral level:

module mux(output reg f,
 input a,b,sel)
 always @*
 i=(ak~sel) | (bksel);

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication And The Auduced, distributed, or transmitted. 74

Nets vs. regs

- Nets are used to <u>model connections</u> between continuous assignments & instantiations
- Nets must be continuously driven by primitive, continuous assignment, module ports
- Net variable can be referenced anywhere in module, but they may not be assigned within procedural blocks. Exception: force ... release
- Hence, in a procedural blocks, the value of nets can be read but cannot be assigned
 - The 'reg' declaration explicitly specifies the size
 reg x, y; // single-bit register variables
 - reg [15:0] bus; // 16-bit bus, bus[15] MSB

LHS must be a reg type LHS must be a net type

reg [8:0] sum; wire [8:0] sum; always @(a or b) assign sum = a + b; and gl(y, c, sum = a + b;

d);

9/

While TRUE

- An always block uses *procedural statements* to model a design at a higher level of abstraction than the other levels
- An always containing more than one procedural statement must enclose the statements in a begin-end block (i.e., a compound statement)
- begin ... end block statements are used to group several statements
- The always statement, essentially a "while (TRUE)" statement, includes one or more procedural statements that are repeatedly executed
- An always with no event control will loop forever
- All statements within the always statement are executed sequentially once when
 one or more than one event (i.e., change in the logical value of a signal) occur on
 any signal in the sensitivity
- The always continuously repeats its statement(s), never exiting or stopping
- The execution of the process containing the event control is suspended until the change occurs
- Thus, the value must be changed by a separate process
- A behavioral module can be described using one or more always blocks
- Several always statements are executed continuously and concurrently

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 77



- always @(complete event list) synthesizes to a combinational logic
- A common error in specifying combinational circuits with procedural statements is to incorrectly specify the sensitivity list
- If the intent is to describe a combinational circuit using an always block, the explicit sensitivity list can replaced with a @(*) or @* constructs

The @* token indicates that the simulator or synthesis tool should automatically
be sensitive to changes on any values which are read in the body of always
statement

Combinational logic using always

- A combinational logic will be inferred if the sensitivity list is written to respond to changes in all of the inputs and the body prescribes the output value for every possible input combination
- This follows from the very definition of combinational logic any change of any input value may have an immediate effect on the resulting output
- Thus when describing combinational logic using procedural statements, every
 element of the always block's input set must appear in the sensitivity list of the
 event statement without any edge specifiers (i.e., posedge and nededge)
- For a combinational logic, the list must specify only <u>level changes</u> and must contain all the variables appearing in the right-hand-side of statements in the always
- If an element of the input set is not in the sensitivity list, or only one edge-change is specified, then it cannot have an immediate effect, which is not true of

combinational circuits

```
module shift (input [3:0] data,
    output reg [3:0] q1, q2);
parameter B = 2;
    always @* begin
    q1 = data << B; // logical shift left
    q2 = data >> B; //logical shift right
end
```

endmoduleThese notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 78

Integer and regs

- Register types supported for synthesis are reg and integer
- For integer, it takes the default size, usually 32-bits, and the synthesizer tries to determine the size
- Note that in arithmetic expressions, an 'integer' is treated as a 2's complement signed integer but a reg is treated as an unsigned quantity
- General rule of thumb: reg used to model actual hardware registers such as counters, accumulator, etc., however, 'integer' used for situations like loop counting
- When integer is used, the synthesis tool often carries out a data flow analysis of the model to determine its actual size

No ranges or arrays supported (is this correct?)

Local variables in an **a1ways** statement

- You can define local variables inside an always statement to limit the scope of variables
- It can include register, integer and parameter declarations
- The local variable is only visible inside the block. So you can use another variable with the same name outside of this scope
- In general, if a begin-end block has local declarations, it must be named (i.e. it must have a label)

```
always [event_control_statement] begin [: name_for_block]
                                                                        ... Procedural statements
                                      [variable declaration]
                                                                                                         end
```

- A behavioral model may contain one or more always statements
- All always blocks in a module execute simultaneously
- This is very unlike conventional programming languages, in which all statements execute sequentially
- Note that modules may not be instantiated inside procedural blocks, such as always statements

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

81

Parameterized modules

- Module definitions may be expressed using parameters
- A parameter is a constant with a name that is local to a module
- Each instance of a module may redefine the parameters to be unique to that instance
- Since parameters can be overridden, they allow customization of a module during instantiation
- Thus, you can build modules that are parameterized and specify the value of the parameter at each instantiation of the module
- For parameterized modules, parameter declarations typically precede the port declarations
- The list of parameters is introduced and declared before the port list so that some of the port specifications can be parameterized

; (q

```
output [SizeA+SizeB-1:0] mult;
                                                                                                Verilog 1995
  (mult,
                                                                                     assign mult = a * b;
                           SizeB = 4;
                                                                    input [Sizeb-1:0] b;
                                                        input [Sizea-1:0] a
 module multiplier
            parameter SizeA =
input [SizeA-1:0] a,
input [SizeB-1:0] b);
                                          input [SizeA-1:0]
                                                                                                Verilog 2001
                                                                        assign mult =
                                                                                      endmodule
```

tion may be reproduced, distributed, or transmitted. 83 Verilog 2001 has a ANSI-C style syntax for the parameter definition
These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed,

Recommendations

- Several modules may be described in one file (not recommended
- It is better to name the file and module the same name. This avoids any confusion while compiling the files and during the synthesis
- When the question asks you to describe a module at a particular level, you should model your design in that style only and you are not allowed to use any other
- For example, if the question asks you to model a design at the behavioral level, then you should describe your module using always statements only. Using gates (gatelevel modeling), assign statements (dataflow level modeling), and module instantiation (structural level modeling) are not allowed
- However, if the question does not specify a particular modeling style, then you can describe your module at any level
- Low level gates or Boolean level constructs (Verilog primitives) constrain the synthesis tool
- Don't spend a lot of time trying to force synthesis tool to implement a gate-level solution by describing the module with primitive gates
- The synthesis tool takes Boolean expressions and gate level instantiations and translate them to an optimized description. You almost never get exactly the gate-level implementation

82 These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

Parameterized modules

The parameters can be specified right after the module keyword and name

```
parameter_declaration := parameter [ signed ] [ range ] list_of_param_assignments;
                                                                                                                                                                                                parameter realtime list_of_param_assignments;
                                                                 parameter integer list_of_param_assignments;
                                                                                                                                                                                                                                                            parameter time list_of_param_assignments;
                                                                                                                                   parameter real list_of_param_assignments;
```

- Parameters can be sized and typed
- The types of parameters that can be specified include signed, sized (with a range) parameters, as well as parameter types integer, real, realtime, and time.
- The size of the parameter is decided from the constant itself (32-bits if nothing is specified). Example: parameter HI = 25, LO = 5; parameter up = 2b'00;
- situations, but it allows us to define generic information about the module that Not only does this allow us to reuse the same module definition in more can be overridden when the module is instantiated •
- with different widths, simply by changing the default value of the parameters in Thus the parameterized modules can now be used (instantiated) for multipliers the calling module

Overriding parameters by position

- A parameter can optionally be redefined on an instance-by-instance basis and each module instance can have different parameter values
- To override the values of parameters, you can use the # syntax in a module instantiation module_name #(parameter_values) instantiation module_name #(parameter_values) instantiation
 - Parameter re-definition by position

```
multiplier #(8,8) U00(mult, a, b);
```

- The main problem with the positional parameter redefinition is that the parameters must be redefined in the order that they appear in the module definition. For a module with a few parameters, this is error prone
- Also if a module instantiation has to pass only one new value for one of the parameters, all parameter values up to and including all values that are changed, must be listed in the instantiation

```
// illegal parameter passing example
// the module cannot be instantiated with a series
//of commas followed by the new value for one of the parameters
myModule #(,,8) r1 (.q(q), .d(d), .clk(clk), .rst_n(rst_n));
// the first two parameters must be
// explicitly passed even though the
// values did not change
myModule #(1,1,8) r1 (.q(q), .d(d), .clk(clk), .rst_n(rst_n));
```

The se notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 85

Parametric module example

- When module xorx is instantiated, the values specified in the parameter declaration are used. This is a generic instantiation of the module
- However, an instantiation of this module may override these parameters
- The "#(4, 0)" specifies that the value of the first parameter (width) is 4 for this instantiation, and the value of the second (delay) is 0
- If the "#(4, 0)" was omitted, then the values specified in the module definition would be used instead. That is, we are able to override the parameter values on a per module-instance basis

Parametric module example

- This example presents an 8-bit xox module that instantiates eight xox primitives and wires them to the external ports
- The ports are 8-bit scalars; bit-selects are used to connect each primitive
- A parameterized version of this module is shown
- First, we replace the eight XOR gate instantiations with a single assign statement, making this module more generally useful with the parameter specification
- Here we specify two parameters, the width of the module (4) and its delay (10)

```
module xorx # (parameter width = 4,
delay = 10)
(output [l:width] xout,
input [l:width] xinl, xin2);
assign #(delay) xout = xinl ^ xin2);
endmodule
```

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 86

Overriding parameters by name

- In positional association, the order of the overriding values follows the order of the parameter specification in the module's definition
- However, the parameters can also be explicitly overridden by naming the parameter at the instantiation site
- Parameter re-definition by name allows inline parameter values to be listed in any order
 // Generic 2-to-1 MUX using a parameter

```
// 8-bit 2-to-1 MUX using a parameter module mux2_8bits (input [7:0] a, input [7:0] b, input [7:0] b, output [7:0] y); mux2g #(.N(8)) M8 (.a(a), .b(b), .s(s), .s(s), .y(y));
```

endmodule

Or for the previous example we can write:
 xorx #(.width(4), .delay(0)
 a(a1, b1, c1),
 b(a2, b2, c2);

- With the explicit approach, the parameters can be listed in any order
- Those not listed at the instantiation will retain their generic values

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

defparam

- Another approach to overriding the parameters in a module definition is to use the defparam statement to re-define parameters values by name
- defparam uses hierarchical naming conventions to affect the change
- The parameters may be respecified on an individual basis
- The general form of the defparam statement is:

```
parameter_override := defparam list_of_param_assignments;
```

- It is illegal to modify parameter values during simulation
- defparam overrides the default parameter values at compile (synthesis) time
- Also, parameter values can be changed at compile time when a module containing parameters is instanced
- The defparam statement can be placed before the instance, after the instance or anywhere else in the file
 - In the case of multiple defparams for a single parameter, the parameter takes the value of the last defparam statement encountered in the source text

```
defparam U1.NBits = 10;
Shifter U1 (...)
// the same as Shifter #(10) U1 (...)
endmodule
```

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 89

localparam

 Local parameters have a similar declaration style except that the localparam keyword is used instead of parameter

- Unlike a parameter, a localparam cannot be modified by parameter redefinition nor can a localparam be redefined by a defparam statement
- Since localparams cannot be directly overridden, they are typically used for defining constants within a module
- However, the localparam can be defined in terms of parameters or defparam statements
- Thus The idea behind the local param is to permit generation of some local parameter values based on other parameters while protecting the localparams from accidental or incorrect redefinition by an end-user
- Since a local parameter assignment expression can contain a parameter (which
 can be overridden), it can be indirectly overridden

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 91

defparam or using module instance method

- The choice of using the defparam or module instance method of modifying parameters is a matter of personal style and modeling needs
- Using the module instance method makes it clear at the instantiation site that new values are overriding defaults
- Using the defparam method allows for grouping the respecifications of parameters in one place within the description
- Indeed, the defparams can be collected in a separate file and compiled with the rest of the simulation model
- The system can be changed by compiling with a different defparam file rather than by reediting the entire description
- Further, a separate program could generate the defparam file for back annotation of delays

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 90

localparam example

- The memory depth-size MEM_DEPTH is "protected" from incorrect settings by placing the MEM_DEPTH in a localparam declaration
- The MEM_DEPTH parameter will only change if the ASIZE parameter is modified

define compiler directive

- define directive defines a macro
- A macro is an identifier that represents a string of text

```
'define <macroName> <textString>
```

- macroName will be substituted with textsting in the first phase of compilation (similar to parameters), at the beginning of synthesis and simulation
- This improves the readability and maintainability of the Verilog code
- Note that a macro definition does not end with a semicolon
- A macro can be invoked with the quoted macro name
- For example, if define BUS as `define BUS reg [31:0], we can use it in the de declaration part as `BUS data;
- Verilog has the `undef compiler directive to remove a macro definition created with the `define compiler directive

```
`define BUS_WIDTH 16
reg [ `BUS_WIDTH - 1 : 0 ] System_Bus;
...
...
'undef BUS_WIDTH //`undef removes the previously defined directive
```

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

93

More on macros

- You can place all macro definitions in your top-level module so that they are globally available to all files compiled in the design
- You can place all macro definitions into one "macro.vh" file and read the file first when compiling the design (using `include compiler directive)
- Only use macro definitions for identifiers that clearly require global definition of an identifier that will not be modified elsewhere in the design
- Do not use macro definitions to define constants that are local to a module
- For example, clock cycles are a fundamental constant of a design

```
'define CYCLE 10
module tb_cycle;
// ...
initial begin
    clk = 1'b0;
    forever #(`CYCLE/2) clk = ~clk;
end
// ...
endmodule
```

- A macro can be defined with arguments
- When invoked, the actual argument expressions will be used
 Adefine add(a b) a + b

```
'define add(a,b) a + b
f = 'add(1,2); // f = 1 + 2;
```

Macros with arguments are not supported by all synthesis tools

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 95

Parameters vs. macros

- A parameter, after it is declared, is referenced using the parameter name, however, a define macro definition, after it is defined, is referenced using the macro name with a preceding back-tic character
- Parameter declarations can only be made inside of module boundaries, however, macro definitions can exist either inside or outside of a module declaration, and both are treated the same
- Since macros are defined for all files read after the macro definition, using macro definitions generally makes compiling order dependent
- A typical problem associated with using macro definitions is that another file might also make a macro definition to the same macro name
- If the same macro name has been given multiple definitions in a design, only the last definition will be available
- Macro definitions, like all compiler directives, are active from the point of
 definition and remain active across all files read after the macro definition is
 made until overridden by a subsequent `define, `undefor `resetall
 directive

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 94

include compiler directive

Include compiler directive is used to include the contents of a text file at the point in the current file where the include directive is

• Since the defines in my_macros.vh are put into a global namespace, it makes sense never to include or redefine those again

ifdef compiler directive

- compilation, using the `ifdef, `else and Verilog-1995 supports conditional endif compiler directives
- ifdef conditionally compiles Verilog code, depending on whether or not a specified macro is defined
- MyDesign_behavioral UUT (...); MyDesign_RTL UUT (...); 'ifdef behavioralModel define behavioralModel module Test; endif endmodule else
- Therefore, `ifdef can be used to switch between alternative implementations of compiled

If the macro name has been defined using `define, only the first block of Verilog

code is compiled and if an else directive is present, the second block only is

- a module, or to selectively turn on the writing of diagnostic messages
- These directives may be nested
- Any code that is not compiled must still be valid Verilog code

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 97

Process model

- when a combinational function can be described using a few simple assign statements
- combinational always statement at the behavioral level

- quite simple or very complex
- In the initialization phase, each signal is given its initial value, simulation time is
- When some events occur on one or more signals, each process that was usually involves scheduling transactions on signals for later times

ifndef

- Verilog-2001 adds more extensive conditional compilation control, with 'ifindef and `elsif compiler directives
- The `ifndef/endif clause prevents redefinition (or inclusion) of the file's contents (if this same file was already included earlier)

```
file before, this symbol _my_macro_vh_ is not defined
'ifndef _my_macro_vh_
// If we have not included
                                                                                            'include "my_macros.vh"
                                                                                                                          endif //_my_macro_vh_
                                                              define _my_macro_vh_
```

- Typically, the dataflow model using continuous assignment statements is used
- More complex combinational functions are typically easier to describe with a
- The basic essence of a behavioral model is the process
- We represent the behavior of digital systems as a set of these independent, but communicating processes
- A process can be thought of as an independent thread of control, which may be
- set to 0, the simulation cycle enters the suspended state and waits for events
- suspended waiting on a signal event enters the execution (activate) state, which
- At the end of always statement, the process enters the suspended state

86 These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted.

Procedural blocks

- A procedural block defines a region of code containing sequential statements and the statements execute in the order they are written
 - Two types of procedural blocks in Verilog
- An always statement is an infinite loop that never terminates
- When the statement is completed, it returns to the beginning and starts over (if there is not sensitivity list)
- The initial block is similar to the always statement except that it is executed only once at the beginning of the simulation
- When it is completed, it does not repeat; rather it becomes inactive
- The initial provides a means of initiating input waveforms and initializing simulation variables before the actual description begins simulation
- Although it is possible to mix the description of behavior between the always and hardware in the always, and describe initialization for the simulation in the initial statement, it is more appropriate to describe the behavior of the initial
- The "initial" block is not synthesizable and is commonly used in testbenches for applying stimuli to the DUT
- always statements model the continuous operation of hardware

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 100

Compound statements

- A module can have multiple initial and always statements, but they cannot be nested
- All "always" blocks execute concurrently
- Thus, concurrent/overlapping behavior is modeled
- An always or an initial block may consist of a single statement or a block statement
- A block statement begins with begin and ends with end
- Statements within a block statement execute sequentially
- Even though the statements in an always or initial block are executed in order, it is possible that statements from other always or initial blocks will be interleaved with them
- When an always or initial block is waiting to continue (due to @, #, or wait
 statement), other always or initial blocks, gate primitives, and continuous assign
 statements can execute
- When using always or initial statements, we should be thinking conceptually of concurrently active processes that will interact with each other

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 101

Procedural assignment statements - Nonblocking assignments

- The nonblocking assignment does not block trailing Verilog statements from being evaluated
- Evaluation of nonblocking assignments can be viewed as a two-step process:
- 1. Evaluate the right-hand side (RHS) argument of all nonblocking statements concurrently at the beginning of the current simulation cycle (time step)
- 2. Update the LHS of nonblocking statements at the end of the current time step
- Nonblocking assignments will be executed in the order that are written in an always block
- When assigning multiple values to same variable using nonblocking assignments, the last nonblocking assignment wins!
- there will be two events added to the signal driver's queue at time step zero. At the end of time-step 0, the variable "a" will be assigned 0 and then 1

initial begin
 a <= 0;
 a <= 1;
end
der of nonblocking assignation</pre>

The order of nonblocking assignment statements is important only when assigning to the same signal

Procedural assignment statements – blocking assignments

- HDL supports two procedural assignment statements that can be used in "always" and "initial" blocks: blocking and nonblocking assignments
- The blocking assignment operator is an equal sign "=" and the nonblocking assignment operator is "<=""
- A blocking assignment "blocks" trailing assignments in the same always block from occurring until after the current assignment has been completed
- Hence, the left hand side (LHS) operand of a blocking assignment gets updated before the next sequential statement in the procedural block is executed
- Execution of blocking assignments is a onestep process: Evaluate the RHS (right-hand side argument) and update the LHS of the blocking assignment without interruption from any other Verilog statement
- module fulladder (input a, b, cin,

 reg p, g;
 always @ (*) begin
 p = a ^ b; // blocking
 g = a & b; // blocking
 s = p ^ cin; // blocking
 cout = g | (p & cin); // blocking
 end
 - A group of blocking assignments are evaluated in the order they appear in the code
- Assignments made using the blocking assignment ("=") take effect immediately
 and the value written to the left-hand side of the = is available for use in the next
 statement

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 102

Blocking and non-blocking assignments

- It is most efficient to use blocking assignments in always blocks that are written to generate combinational logic
- It is most efficient to use nonblocking assignments in always blocks that are written to generate sequential and latching logic
- Ignoring the above guidelines can still infer the correct synthesized logic, but the pre-synthesis simulation might not match the behavior of the synthesized circuit
- Note that continuous signal assignment statements using the assign keyword are used outside always statements
- Comparing to concurrent signal assignment statements, concurrent assignment statements change the value of the target net whenever the right-hand-side operands change value
- However, a procedural assignment changes the target reg only when the assignment is executed according to the sequence of operations
- assign y <= a + b; has a syntax error
- assign out = a <= b; is a correct statement

Events and event control

- An event is a change in a variable and the change may be a positive edge, a negative edge, or a level change
- The event control can be described using the name of signals (representing level change) or described using the edge specifiers: posedge or negedge of a signal
- execution of the immediately following statement to be delayed (similar to timing An event control (@posedge or @negedge) before a statement causes the control using #)

```
signal CLK has a falling edge (1\rightarrow 0, 1\rightarrow X,
                                                                                                                                                                                                                                                                                                                                                                           ,×↓0
                                                                                                                                                                                                                                                                                                                                                  signal CLK has a rising edge (0→1,
// assignment will be performed whenever
                                                                                                                                                                                                                                                       // assignment will be performed whenever
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 assignment will be performed whenever
                                                                                                                   signal CLK changes to its value
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0→Z, X→1, Z→1)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                1→Z, X→0, Z→0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ( ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) 
                                                                                                                                                                                                                                                               .,
D
                                                                                                                                                                                                                                                                        П
                                                                                                                                                                                                                                                               @(posedge CLK) Q
                @(CLK) Q = D;
```

Note that the event control expression may take on unknown values

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 105

Procedural statements: **i £** statement

- sequential behavior description to alter the Conditional statements are used in a flow of control
- common examples of conditional statements The if statement and its variations are

... Procedural Statements ...

end

... more else if blocks ...

else begin

... Procedural Statements end

else if (expression) begin

end

Procedural Statements

if (expression) begin

- conditionally execute sequential statements based on the value a Boolean expression An if-then-else statement is used to
- Statements associated with the true condition are then executed and the rest of the statement is ignored
- If there is one statement in a block, then the begin ... end statements If more than one statement is required to be executed in either the if or the else branch, the statements must be enclosed in a begin-end block
- Both the else if and else statements are optional

may be omitted

There can be as many else if statements as required, but only one if block and one else block

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 107

Always statement

- The always block is triggered to execute by the level or the edge (transition) of one or more signals
- always @ (posedge variable or negedge variable) statement; always @ (variable, variable, . . .) statement; Example: •

```
// level-triggered; if a or b changes levels
// edge-triggered: on positive edge of CLK
always @(a or b)
always @(posedge CLK)
```

- The always @ (<signal>) or \mathbb{Q}^* or $\mathbb{Q}(*)$ synthesizes to a combinational logic or to a sequential logic
- The always @ (<pos|neg>edge <signal>) synthesizes to a sequential logic

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 106

else association

- An else is associated with the immediately preceding if, unless an appropriate begin-end is present
- In this example, the begin-end block in the first if statement causes the else to be paired with the first if rather than the second
- When in doubt about where the else will be attached, use begin-end pairs to make it clear

```
if (expressionA) begin
             if (expressionB)
                            a = a + b;
                                                                            τ
Ω
                                                                           g =
                                                           else
                                            end
                  if (expressionB)
   if (expressionA)
                                  a = a + b;
                                                                 q = r + s
                                                else
```

Example: if statement

```
else if (sel == 1) out = in[1];
else if (sel == 2) out = in[2];
                                                                                                                                                                                                                                                                          out = in[0];
                                                                                                                                                                                                                                    input [1:0] sel);
                                                                                                                                                                                          module mux4x1_lbit(output reg out,
                                                                                                                                                                                                                input [3:0] in,
                                                                generally synthesize to multiplexers
                                                                                                                                                                                                                                                                                                                                          else out = in[3];
                                        Assignments within if statements
                                                                                                                                                                                                                                                                            (0 ==
                                                                                                                                                                                                                                                                            if (sel
                                                                                                                                                                                                                                                                                                                                                               endmodule
                                                                                                                                                                                                                                                        always @*
                                                                                                                                                                                                                                                                                                                                                                                                                                            N
                                                                                                                                                                                                                                                                                                                                                                                                                                          else y = 4'bx; --sel can be X or
                                                         if (sel == 1) //if (sel)
                                                                                                                                                                                                                                                                                                                                                                                                else if (sel == 2) y = c;
else if (sel == 3) y = d;
                                                                                                                                                                                                                                                                                                                                                                               <u>й</u>
                    output reg out);
                                                                                                                                                                                                                                                                                                                                                                           else if (sel == 1) y =
                                                                                                                                                                                                                                                                        (input [3:0] a, b, c, d,
                                                                                                                                                                                                                                                                                                                output reg [3:0] Y);
                                                                                                                                                                                                                                                                                                                                                   if (sel == 0) y
                                                                                                                                                                                                                                                   module mux4x1_4bits
                                                                                 out = a;
                                                                                                    else out = b;
module mux_2x1(input
                                                                                                                                                                                                                                                                                          input [1:0] sel,
                                        always @* begin
                                                                                                                                                                                                                                                                                                                                     always @*
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 endmodule
                                                                                                                                                endmodule
```

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 109

4-to-2 binary encoder

- Beware of unintended priority logic when using if statements
- A set of nested if-else statements can be used to give priority to the conditions
- Will this code be synthesized to a 4-to-2 priority encoder?

output reg [1:0] e;

- module binary_encoder (input [3:0] i, **else if** (i[1]) e=2'b01; **else if** (i[2]) e=2'bl0; **else if** (i[3]) e=2'b11; if (i[0]) e=2'b00; always @* begin else e=2'bxx; value until a true condition is checked in order against that Each condition of the ifthen-else statement is found
 - endmodule regardless of the other inputs. If i[0] is 1, the result is 00 So i[0] takes the highest

priority

Inferred Result:

- Priority encoded muxes can impact timing due to their cascading structural nature
- operand and its condition at the top of the if statement that way it travels through A priority mux can also be used to speed up a design by placing the late arriving the least number of levels of logic

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 111


Some notes

- Note that comparison with an unknown (x) or high impedance (z) may produce a - Thus the expression is considered to be true if it is non-zero, and false if it is zero, ${f x}$ or result that is either unknown or high impedance; these are interpreted as FALSE
- If the conditional expression evaluates to false, then the statements in the else block, if present, are executed
- Note that the conditional operator may appear in an expression that is either part of a procedural assignment in the behavioral modeling or in continuous assignment statements in the dataflow level modeling

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 110

Binary encoder


If mutually-exclusive conditions are chosen for each branch, then the synthesis tool can generate a simpler circuit that evaluates the branches in parallel



exclusive conditions these are mutually-

Assuming only one

of the bits of i is 1,



Rules for synthesizing combinational circuits


- Within an always statement, we define a control path to be a sequence of operations performed when executing an always loop
- There may be many different control paths in an always block due to the fact that conditional statements (e.g. if) may be used
- (1) To produce a combinational circuit using procedural statements, the output of the combinational function must be assigned in each and every one of the different control paths
- Thus, for every input change, the combinational output will be calculated
- Thus in a combinational circuit behavioral description, a LHS variable must be assigned a value at least once in every execution of the always loop
- (2) Make sure that all inputs to your combinational function are listed in the control event's sensitivity list (the comma-separated list of names)
- Therefore, if one of them changes, the output is re-evaluated
- The need for this requirement stems from the definition of a purely combinational circuit
- The output of a combinational circuit is a function of the current inputs; if one changes, the output should be re-evaluated

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 113

Latch inferrence

- If the always block is executed and no value is assigned to the output, the circuit needs to remember the previous value
- Thus, the output is a function of the current inputs and the previous output
- This is a fundamental characteristic of a sequential circuit, not a combinational one
- A synthesized version of such a circuit will have storage elements to implement the sequential nature of the description
- Therefore, if there exists a control path that does not assign to the output, then the previous output value needs to be remembered
- This is not a characteristic of combinational hardware. Rather it is indicative of a sequential system where the previous state is remembered in a latch when the inputs specify this control path
- This causes latch inference
- Assuming that we are trying to describe a sequential element, leaving the output
 variable unassigned in at least one control path will cause a latch to be inferred

Example: Demultiplexer



D-Latch

- Latches are level-sensitive storage devices
- Recall that a D latch is transparent when the clock is high, allowing data to flow from input to output. The latch becomes opaque when the clock is low, retaining its old state





- This code infers a latch, because the output, Q, is not assigned under all possible conditions
- To prevent syntheiszer from inferring unintentional latches for these examples, you should make a default assignment to outside the if statement or add an else branch to the if statement

Inferring a latch

- Thus to infer a latch, two situations must exist in the always statement: at least one control path must exist that does not assign to an output, and the sensitivity list must not contain any edge-sensitive specifications
- The first gives rise to the fact that the previous output value needs to be remembered
- The second leads to the use of *level-sensitive* latches as opposed to *edge-sensitive* flip flops
- A logic synthesis tool will recognize this situation and infer that a latch is needed in the circuit

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 117

Compound latches

 The synthesized latch does not need to be a simple D-latch; other functionality can be included

D-latch with gated enable

GATE CLK

```
GATE
```

ø

D-Latch with gated data

GATE)

//the same as always@(CLK, D,

if (CLK)

always @(CLK or D or GATE)

module dlatch (input CLK, GATE,

Q = (D & GATE);

D-latch with other control signals

- Note that set and/or reset inputs may change the flip flop state either synchronously or asynchronously with respect to the clock
- The tests for the set and reset conditions are done first in the always statement using if constructs
- After all of the set and resets are specified, the final statement specifies the action that occurs on the latch is transparent

```
D-latch with asynchronous reset
                                                                                                                                                                                                                                          output reg [3:0] Q);
                                                                                                                                                                                         module latchwPreset (input CLK, PRE,
                                                                                                                                                                                                                 input [3:0] D,
                                                                                                                                 RST
                                                                        ا <del>لا</del>
                                                                                                                                                                                                                                                                   always @(CLK or D or PRE) begin
                                                                                                                                                                                                                                                                                            if (PRE) Q = 4'b1111;
                                                                                                                                                                                                                                                                                                                     else if (\sim CLK) Q = D;
 Ď,
module dlatchwReset (input RST, CLK,
                       output reg ();
                                        always @ (RST or CLK or D)
                                                                                                       else if (CLK)
                                                                                     Q = 1.50;
                                                                if (~RST)
                                                                                                                                                 endmodule
```

Some important points

- The values computed can be held in a 'wire', a 'flip-flop' (edge-triggered storage cell) or a 'latch' (level-sensitive storage cell)
- A variable in Verilog can be of
- 'net data type: Maps to a 'wire' during synthesis
- 'register' data type: Maps either to a 'wire' or to a 'storage cell' depending on the context under which a value is assigned
- Synthesis tools usually infer latches and flip-flops from always blocks, but not from continuous assignments
- Incompletely specified if statements cause synthesis tool to infer latches
- Here an adder/subtractor capable of adding and subtracting is synthesized with an output latch

```
module addSub #(parameter Width = 4)
    (output reg [Width-1:0] out
    input [Width-1:0] a, b,
        input EN, addsub);
    if (EN) begin
    if (addsub) out= a+b;
    else out = a-b;
end
```

Some important points

- For combinational logic and latches, the sensitivity list must be the input set and contain no edge-sensitive specifiers
- signals that are read in an always block but are not listed in the sensitivity list Be aware of incomplete sensitivity lists: Synthesis tool may issue warnings for
- In this example, the signal EN is read, but it is not in the sensitivity list
- does not trigger the always block, so the value of D does not Assuming that RST is stable at 0, a change in EN from 0 to 1

always @(D or RST)
if (RST) Q = 1'b0else if (EN)

, D = 0 get latched onto o

Flip-flops

- Flip flops are edge-triggered storage devices
- Their behavior is controlled by a positive or negative edge that occurs on a special input, called the clock
- The main characteristic of a flip flop description is that the event expression in the always statement specifies an edge
- Edge-triggers are specified by posedge and negedge keywords
- When the edge event occurs, the input data is passed to the output

output reg (); module dff (input D, CLK, always @(posedge CLK) O => O endmodule



- @(posedge CLK) Q <= D; This procedural event control statement watches for the positive transition of car and then assigns the value of D to Q
- The value assigned to Q is the value of D just before the positive edge of the clock
- Since we are describing a D flip-flop, a change on $\ensuremath{\mathbf{D}}$ will not change the flip flop
- So the D input is not included in the sensitivity list

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 122

Examples

Typically flip flops include reset signals to initialize their state at system start-up

D flip-flops with reset and preset

If a negative edge was specified, then the test should be:

If a positive edge was specified, then the test should be:

if (set == 1'b1) ...

g

if (set)...


if (~reset) ... or if (reset == 1'b0)

these notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 121

module dff_sync_rst (input D, CLK, RST, module dff_sync_pre (input D, CLK, SET, output reg (); output reg (); if (!SET) Q <= 1'b1;
else Q <= D;</pre> if (!RST) Q <= 1'b0; always @(posedge CLK)always @(posedge CLK) O <= D; else endmodule endmodule




flip-flop with synchronous preset



flip-flop with synchronous reset

always @ (posedge CLK) if (:SET) Q <= 1'bl; //active-low preset module dff_sync_pre (input D, CLK, SET, output reg ○); Q <= D; else



flip-flop with synchronous preset

Note that the sensitivity list of the always block includes only the edges for the clock, reset and preset conditions

dff with synchronous reset

Ė RST

۵

module dff_sync_rst (input D, CLK, RST,

output reg ();

if (~RST) Q <= 1'b0;

always @(posedge CLK)

<= D;

else endmodule

These are the only inputs that can cause a state change

endmodule

D flip-flops with asynchronous reset and preset

flip-flop with asynchronous reset and clock enable

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 125

Synchronous or asynchronous?

- If you use asynchronous reset, the main issue is not when the asynchronous reset goes active (since the circuit is going to reset anyway), but rather when it goes inactive
- As soon as the asynchronous reset goes inactive, the flip-flop is free to change its state when the next clock edge occurs
- If the reset signal is distributed throughout your design without care to how long the delay is on the reset network, you can have parts of the chip working in active mode while other parts of the chip are still in reset mode
- You have to treat the asynchronous reset signal similar to a clock signal and balance it so that the signal goes inactive within the same clock cycle throughout the entire chip

Some important points

- The expressions for set and reset cannot be indexed; they must be one-bit variables
- Make sure that your HDL does not imply any unintended latches
- Many synthesis tools warn you if a latch is created; if you didn't expect one, debug your design
- For posedge and negedge, only the least significant bit of the expression is tested
- For synthesis, one cannot combine level and edge changes in the same list
- Single flipflop modules will work with blocking assignments Bad habit better to consistently code sequential logic with nonblocking assignments
- always @(CLK or D or GATE) is the same as always@(CLK, D, GATE)


These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 126

Synchronous testbench

- Synchronous testbenches are used for cycle based simulations of synchronous logic, which do not use any delays smaller than a clock cycle
- Every clock cycle, a test vector is applied to the DUT
- How to generate a repetitive clock signal CLK?

```
wire CLK;
assign #10 CLK = ~ CLK;
```

- Why this does not work?
- This is because the initial value of CLK (wire data type) is $z (\sim z = x)$ and $\sim x = x$)
- CLK has to be defined as type reg in order to be used in an initial statement. CLK of data type wire, cannot be used in an initial statement



This code enters an always loop, where it initializes the clock to 1 at time 10
and thereafter toggles its value every 10 time units

forever statement

The forever statement loops forever

```
parameter HalfPeriod = 5; // parameter defines a local constant value
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               can be called in another
                                                                                                                                                                                                                                                                                                                                                                                                              EN = 1'b0; RST = 1'b1; // activating the reset RST signal
                                                                                                                                                                                                               forever // execute one or more statements indefinitely
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //initial statement
                                                                                                                                                                                                                                                                                                                                                                                                                                                       \#(2*HalfPeriod) RST = 1'b0; EN = 1'b1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //releasing reset after 10 time units
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  disable ClockGenerator; //disable
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       #(2*HalfPeriod) data = 8'haa
                                                                                                                                  initial begin : ClockGenerator
                                                                                                                                                                                                                                                      #(HalfPeriod) CLK = ~CLK;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        #(2*HalfPeriod)
                                                                                                                                                                                                                                                                                                                                                                       initial begin
                                                                                                                                                                            CLK = 0;
reg CLK, RST, EN;
                                         reg [7:0] data;
```

- A forever loop can include a disable statement to disable itself
- Note that disable task is similar to the C break statement except it can terminate any loop, not just the one in which it appears

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 129

Clock generation

Symmetric clock with delayed startup

//clock generation with variable start time

```
픙
                                                          ... Procedural statements [end]
                                               forever [begin]
                                                  #10 clk = 0;
#10 clk = 1;
                                    forever begin
                         #20 \text{ clk} = 1;
          initial begin
                                                                            end
```

The forever statement causes one or more statements to be executed in an indefinite loop

```
localparam T=10; // clock period
//reset for the first half cycle
initial begin
                                                                                                                       initial CLK = 0; // initialize the Clock signal
                                                                                                                                                             always #(ClockPeriod / 2) CLK = ~CLK;
// Declare a constant clock period
                                   parameter ClockPeriod = 10;
                                                                          reg CLK;
```

Not including any delay control or event control in an always may cause infinite loop in the simulator

reset = 1 'bl;reset = 1.b0;always begin
clk = 1'bl; clk = 1'b0;#(T/2); #(T/2); #(T/2); end

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may 1849 produced, distributed, or transmitted. 131

disable system task

- Generally, a loop statement is written to execute to a "normal" exit; the for loop counter is exhausted or the while expression is no longer TRUE
- However, any of the loop statements may be exited through use of the disable statement
- disable system task terminates any named blocks (using begin and end), tasks, modules, or any loop statements and passes control to the next statement following the block

```
disable block_name;
```

- A disable task can only be used with named begin-end blocks
- begin-end blocks can be named by placing the name of the block after a colon following the begin keyword

```
if (i==a) disable continue_block;
                                    forever begin : continue_block
                                                                       #1 i = i + 1;
               i = 0;
                                                                                            end
begin
                                                                                                               end
```

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 130

Clock generation using forever statement

- Asymmetric clock with delayed startup
- thereafter toggles its value in a forever loop with a 5/15 This code initializes the clock to 1 at time 20 and duty cycle

#15 clk = 1;

end

end

forever begin #5 clk = 0;

#20 clk = 1;initial begin clk;

reg



CLK = #(ClockPeriod / 2) ~ CLK; initial begin

forever

- The forever statement is not generally synthesizable
- To avoid combinational feedback during synthesis, a forever loop must be controlled with an @(posedge/negedge clock) statement

```
@(posedge clk);
forever begin
```

for statement

- Iterative sequential behavior is described with looping statements: repeat, for, while, and forever
- For loops are used to repeatedly execute a statement or block of statements

```
for (index = init; index </<=/>>>> limit; index = index +/- step)
[begin]
... Procedural statements ...
[end]
```

- The for loop is highly structured and very similar in function to for loops in the C programming language
- The first assignment, which is the initialization of an index (counter) variable, is executed once at the beginning of the loop
- The second expression is executed before the body of the loop to determine if we are to stay in the loop. Execution stays in the loop while the expression is TRUE
- The comparison for end of loop may be <, >, <=, or >=
- The step variable and the value of the loop count expression (limit) are determined once at the beginning of the execution of the loop
- Then the loop is executed the given number of times

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 133

For statement example

- A large N:2^N decoder is cumbersome to specify with case statements, but easy using parameterized code that simply sets the appropriate output bit to 1
- Specifically, the decoder sets all the bits to 0, and then changes the appropriate bit to 1

```
(input [log2N-1:0] in1, output reg [N-1:0] outl);
                                                                                                                                                                                         log2N = 3)
                                                                                                                                                                                                                                                                                     out1[i] = (in1 == i);
                                                                                                                                                                         \#(parameter N = 8,
                                                                                                                                                                                                                                                     always @(in1) begin
for(i=0;i<N;i=i+1)</pre>
                                                                                                                                                           nodule decoder38_loop
                                                                                                                                                                                                                                                                                                                     endmodule
log2N = 3)
(input [log2N-1:0] in1,
output reg [N-1:0] outl);
                                                                                                                                                           module decoder_index #(parameter N = 8,
                                             always @* begin
                                                           y = 0;y[a] = 1;
                                                                                                               endmodule
                                                                                                                                                                                                                                                                                                             Decoder using indexing
                                                                                                                                                                                                                                      out1 = 0;
out1[in1] = 1'b1;
                                                                                                                                                                                                                          always @(in1) begin
                                                                                                                                                                                                                                                                                        endmodule
```

Decoder using for loop

for statement

- The loop counter is updated after every execution of the body of the loop and before the next check for the end of the loop
- Note that step size step need not be one
- The index must either start with a low limit and step up to a high limit, or start with a high limit and step down to a low limit
- If the loop contains only one statement, the begin ... end statements may be omitted
- It is not possible to exit the loop execution by changing the loop count variable
- The disable task allows for early loop exits (will be discussed)

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 134

Applying stimuli from loops

```
module loop_tb;
wire [7:0] response;
reg [7:0] stimulus;
reg clk;
integer i;

DUT ul (response, stimulus, clk);

initial clk = 0;
always begin
#10 clk = 1;
#10 clk = 1;
#10 clk = 0;
end
initial begin
for (i = 0; i <= 255; i = i + 1)
@(posedge clk) stimulus = i;
#20 $finish; //specifies the end of simulation end</pre>
```

endmodule

- Using a for loop, the testbench is more compact
- For each iteration a new stimulus vector is applied after a time delay

Describing combinational logic using £ox loops

- The for loop in Verilog may be used for repetitive specification of a combinational logic
- Synthesis tool unrolls the for loops and implement repeated hardware structures, provided the loop bounds are fixed

```
for (init_assignment; cond; step_assignment)
   procedural_statements;

module Xor8 (output reg [1:8] xout,
   reg [1:8] i;
   always @*
   for (i = 1; i <= 8; i = i + 1)
        xout[i] = xinl[i] ^ xin2[i];
   endmodule</pre>
```

- In this example, each iteration of the loop specifies a different logic element indexed by the loop variable i
- Thus, eight xor gates are connected between the inputs and the outputs
- Since this is a specification of combinational logic, i does not appear as a register in the final implementation

These notes are copyrighted and are strictly for 2017 courses at SDSU. No part of this publication may be reproduced, distributed, or transmitted. 137

Examples

```
parity #(.WIDTH(4)) ecc (.in(word),.p(parity));
                    (input [WIDTH-1 : 0] in,
output reg p);
                                                                                                                            \label{eq:reg_parity} \begin{array}{ll} \textbf{reg parity} = 0; \\ \textbf{for } (i = 0; \ i < \mathtt{WIDTH}; \ i = i + 1) \end{array}
module parity #(parameter WIDTH = 2)
                                                                                                                                                                                parity = parity ^ in[i];
                                                                        always @(in) begin: loop
                                                                                                                                                                                                        p = parity;
                                                                                                                                                                                                                                                                                                         reg [3:0] word;
                                                                                                     integer i;
                                                                                                                                                                                                                                                                                                                                       wire parity;
                                                                                                                                                                                                                                                          endmodule
                                                                                                                                                                                                                                   end
                                                                                                                                       integer J;
always @(InP) begin
par = 0;
for ( J=0; J < `input_width; J=J+1)</pre>
                                                                   `define input_width 8
input [`input_width - 1:0] InP;
                                             module paritygen (InP, par);
                                                                                                                                                                                                                                   par = par ^ InP[J];
                                                                                                                     output reg par;
                                                                                                                                                                                                                                                                                   endmodule
```

- A simple approach: assign $p = \sin i$
- The above are more general approaches