Σχεδίαση Ψηφιακών Συστημάτων - Εργασία Θεωρίας (Μέρος 5)

Χρήστος Μαργιώλης Ιούλιος 2020

Περιεχόμενα

		δικας και τεκμηρίωση	
		instrmem.vhd	
	1.2	instrmem_tb.vhd	2
	1.3	datamem.vhd	3
	1.4	datamem_tb.vhd	4
2	Ext	τέλεση	7
		instrmem_tb	
	2.2	datamem_tb	7

1 Κώδικας και τεκμηρίωση

1.1 instrmem. vhd

Το παραχάτω χύχλωμα υλοποιεί την μνήμη εντολών του MIPS. Ο χώδιχας είναι ίδιος με αυτόν της εκφώνησης, απλώς με λίγο διαφορετιχή μορφοποίηση. Επίσης, στην θέση μνήμης 6 έχει τοποθετηθεί χαι η εντολή add \$4 \$5 \$6.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity instrmem is port (
              in std_logic_vector(3 downto 0);
                out std_logic_vector(31 downto 0)
);
end instrmem;
architecture dataflow of instrmem is
type instr_arr is array(0 to 15) of std_logic_vector (31 downto 0);
constant instr_mem: instr_arr := (
        "11111111111111111111111111111111", -- 0
        "1000101010101010101000011101111", -- 1
        "11111111111111111111111111111111", -- 2
        "00000000000000000000000000000000", -- 3
        "1111111111111111111111111111111111", -- 4
        "00000000000000000000000000000000", -- 5
        "000000010100110001000000100000", -- 6
        "11111111111111111111111111111111", -- 7
        "11111111111111111111111111111111", -- 8
        "111111111111111111111111111111111", -- 9
        "1010101010111110000101110001010", -- 10
        "111111111111111100000000000000000", -- 11
```

1.2 instrmem_tb.vhd

Testbench για την μνήμη εντολών του MIPS. Δίνουμε διάφορες τιμές θέσεων μνήμης και η έξοδος είναι τα περιεχόμενα της μνήμης στις θέσεις αυτές.

```
library ieee;
use ieee.std_logic_1164.all;
entity instrmem_tb is
end instrmem_tb;
architecture behav of instrmem_tb is
signal s_addr: std_logic_vector(3 downto 0);
signal s_c:
                std_logic_vector(31 downto 0);
component instrmem is port (
        addr: in std_logic_vector(3 downto 0);
                out std_logic_vector(31 downto 0)
        c:
);
end component;
begin
        uut: instrmem port map (
                addr => s_addr,
                c \Rightarrow s_c
        );
        process begin
                s_addr <= "0001";
                wait for 250 ns;
                s_addr <= "0010";
                wait for 250 ns;
                s_addr <= "0110";
                wait for 250 ns;
                s_addr <= "1000";
                wait for 250 ns;
                s_addr <= "1010";
                wait for 250 ns;
        end process;
end behav;
```

1.3 datamem.vhd

Το παρακάτω κύκλωμα υλοποιεί την μνήμη εντολών του ΜΙΡS. Ο κώδικας είναι ίδιος με αυτόν της εκφώνησης, απλώς με λίγο διαφορετική μορφοποίηση.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity datamem is port (
              in std_logic;
        clk:
        addr: in std_logic_vector(5 downto 0);
                in std_logic;
        we:
        re:
                in std_logic;
        writed: in std_logic_vector(31 downto 0);
        readd: out std_logic_vector(31 downto 0)
);
end datamem;
architecture behav of datamem is
type data_arr is array(0 to 63) of std_logic_vector(31 downto 0);
signal memfile: data_arr;
begin
        process (clk) begin
                if (clk'event and clk = '0') then
                         if we = '1' then
                                 memfile(to_integer(unsigned(addr))) <= writed;</pre>
                         end if;
                end if;
                if re = '1' then
                        readd <= memfile(to_integer(unsigned(addr)));</pre>
                end if;
        end process;
end behav;
```

1.4 datamem_tb.vhd

Testbench για την μνήμη εντολών του MIPS. Οι τιμές για το testbench πάρθηκαν από την εκφώνηση της άσκησης.

```
library ieee;
use ieee.std_logic_1164.all;
entity datamem_tb is
end datamem_tb;
architecture behav of datamem_tb is
signal s_clk:
                        std_logic;
                      std_logic_vector(5 downto 0);
signal s_addr:
signal s_we:
                      std_logic;
signal s_re:
                      std_logic;
                        std_logic_vector(31 downto 0);
signal s_writed:
signal s_readd:
                        std_logic_vector(31 downto 0);
component datamem is port (
                        in std_logic;
        clk:
                        in std_logic_vector(5 downto 0);
        addr:
                       in std_logic;
        we:
                       in std_logic;
        writed: in std_logic_vector(31 downto 0);
readd: out std_logic_vector(31 downto 0)
);
end component;
begin
        uut: datamem port map (
                clk => s_clk,
                addr => s_addr,
                we => s_we,
                re => s_re,
                writed => s_writed,
                readd => s_readd
        );
        process begin
                s_clk <= '0';
                wait for 250 ns;
                s_clk <= '1';
                wait for 250 ns;
```

```
s_we <= '1';
s_re <= '0';
s_addr <= "000000";
s_writed <= "01010101010101010101010101010101";
wait for 250 ns;
s_clk <= '0';
wait for 250 ns;
s_clk <= '1';
wait for 250 ns;
s_addr <= "000001";
s_writed <= "1101110111011101110111011101";
wait for 250 ns;
s_clk <= '0';
wait for 250 ns;
s_clk <= '1';
wait for 250 ns;
s_addr <= "000010";
s_writed <= "0010001000100010001000100010";
wait for 250 ns;
s_clk <= '0';
wait for 250 ns;
s_clk <= '1';
wait for 250 ns;
s_addr <= "000011";
s_writed <= "1001100110011001100110011001";
wait for 250 ns;
s_clk <= '0';
wait for 250 ns;
s_clk <= '1';
wait for 250 ns;
s_we <= '0';
s_re <= '1';
s_addr <= "000000";
wait for 250 ns;
```

```
s_clk <= '0';
wait for 250 ns;

s_clk <= '1';
wait for 250 ns;

s_addr <= "000001";
wait for 250 ns;

s_clk <= '0';
wait for 250 ns;

s_clk <= '1';
wait for 250 ns;
end process;
end behav;</pre>
```

2 Εκτέλεση

2.1 instrmem_tb



2.2 datamem_tb

