```
// RISCVmulti.sv
     // risc-v multicycle processor
 3
     // Christian Johnson
 4
     // chrjohnson@hmc.edu
 5
     // 12/3/2024
6
7
     // top module
8
     module top(input logic
                                      clk, reset,
9
                output logic [31:0] writedata, dataadr,
10
                output logic
                                     memwrite);
11
12
         // Declaring internal logic for the top module
13
                        readdata;
         logic [31:0]
14
15
         // instantiate processor and memory
                          RISCVmulti(clk, reset, memwrite, writedata, dataadr, readdata);
16
         RISCVmulti
17
         unimem
                          unimem(clk, memwrite, dataadr, writedata, readdata);
18
19
     endmodule
20
21
     // unified memory module
             combines both the dmem and imem module from the RISCVsingle processor
22
    module unimem(input logic input logic [31:0]
23
                                           clk, WE,
24
                                           A, WD,
25
                    output logic [31:0]
                                           RD);
26
27
         // Declaring and initalizing RAM
28
         logic [31:0] RAM[63:0];
29
         // Instruction memory logic
30
31
         initial
32
           $readmemh("memfile.dat",RAM);
33
34
        always_ff @(posedge clk)
35
           if (WE) RAM[A[31:2]] <= WD;
36
37
        assign RD = RAM[A[31:2]]; // word aligned
38
     endmodule
39
     // RISCVmulti module containing calls to the controller and datapath modules
40
41
     module RISCVmulti(input
                                       clk, reset,
42
                                      memwrite,
                        output [31:0] writedata, dataadr,
input [31:0] readdata);
43
44
45
46
         // Internal logic for RISCVmulti
47
         logic
                           zero, adrsrc, irwrite, pcwrite, regwrite;
         logic [1:0]
logic [2:0]
logic [31:0]
48
                           resultsrc, alusrcb, alusrca, immsrc;
49
                           alucontrol;
50
                           instr;
51
52
         // instantiate the controller and datapath
         53
54
55
                                   immsrc, alusrca, alusrcb, resultsrc,
56
                                  adrsrc, alucontrol, irwrite,
57
                                  pcwrite, regwrite, memwrite);
58
59
         datapath dp(clk, reset, regwrite,
60
                      adrsrc, pcwrite, irwrite,
61
                      resultsrc, immsrc, alucontrol,
                      alusrca, alusrcb,
62
                      readdata, instr, zero, dataadr, writedata);
63
64
     endmodule
65
     // Datapath module
66
67
     module datapath(input
                             logic
                                            clk, reset,
68
                      input
                             logic
                                            regwrite,
69
                             logic
                      input
                                            adrsrc,
70
                                            pcwrite,
                      input
                             logic
```

```
71
                       input
                              logic
                                             irwrite,
 72
                              logic [1:0]
                       input
                                             resultsrc, immsrc,
 73
                               logic [2:0]
                       input
                                             alucontrol,
 74
                               logic [1:0]
                       input
                                             alusrca, alusrcb,
 75
                       input
                              logic [31:0]
                                             readdata,
 76
            output logic [31:0]
                                  instr,
 77
                       output logic
                                             zero,
 78
                       output logic [31:0]
                                            adr, writedata);
 79
          // Defining all internal logic for datapath
 80
          logic [31:0]
 81
                           pcnext, pc, oldpc;
 82
          logic [31:0]
                           data;
 83
          logic [31:0]
                           a, srca, srcb;
 84
          logic [31:0]
                           immext;
 85
          logic [31:0]
                           aluresult, aluout;
 86
          logic [31:0]
                           result;
 87
          logic [31:0]
                           regfileout1, regfileout2;
 88
 89
           // pc logic
          flopenr #(32) pcreg(clk, reset, pcwrite, pcnext, pc);
 90
 91
 92
          // adr logic
 93
          mux2 #(32)
                         adrmux(pc, result, adrsrc, adr);
 94
 95
          // oldpc/instr logic
 96
          flopenr #(32) oldpcreg(clk, reset, irwrite, pc, oldpc);
 97
          flopenr #(32) instrreg(clk, reset, irwrite, readdata, instr);
 98
 99
          // data logic
100
          flopr \#(32)
                         datareg(clk, reset, readdata, data);
101
102
          // register file logic
103
                         rf(clk, regwrite, instr[19:15], instr[24:20],
          RegFile
104
                             instr[11:7], result, regfileout1, regfileout2);
105
106
          // extend logic
107
          Extend
                         ext(instr[31:7], immsrc, immext);
108
109
           // a/writedata logic
110
          flopr \#(32)
                         areg(clk, reset, regfileout1, a);
111
          flopr \#(32)
                         writedatareg(clk, reset, regfileout2, writedata);
112
113
          // srca logic
          mux3 \#(32)
                         srcamux(pc, oldpc, a, alusrca, srca);
114
115
116
          // srcb logic
          mux3 \#(32)
                         srcbmux(writedata, immext, 32'd4, alusrcb, srcb);
117
118
119
          // alu logic
120
          alu
                         alu(srca, srcb, alucontrol, aluresult, zero);
121
122
           // aluout logic
123
          flopr \#(32)
                               aluoutreg(clk, reset, aluresult, aluout);
124
125
          // result logic
126
                         resultmux(aluout, data, aluresult, resultsrc, result);
          mux3 #(32)
127
          assign
                         pcnext = result;
128
      endmodule
129
130
      // Structural Verilog Code for the ALU controller (Adapted from lab10_CJ)
131
      module multicycle_controller(input logic clk,
132
                          input logic reset,
                          input logic [6:0] op,
133
134
                          input logic [2:0] funct3,
                          input logic funct7b5,
135
                          input logic zero,
136
                          output logic [1:0] immsrc,
137
                          output logic [1:0] alusrca, alusrcb,
138
139
                          output logic [1:0] resultsrc,
                          output logic adrsrc,
140
```

```
141
                             output logic [2:0] alucontrol,
142
                             output logic irwrite, pcwrite,
143
                             output logic regwrite, memwrite);
144
145
           // Defining internal logic for the multicycle controller
146
           logic pcupdate, branch;
147
           logic [1:0] aluop;
148
149
           // Calling mainFSM module
150
           mainFSM fsm(clk, reset, op, pcupdate, branch, regwrite, memwrite, irwrite, resultsrc,
       alusrca, alusrcb, adrsrc, aluop);
151
152
153
154
           Calling alu_decoder (from lab 2 implementation)
155
           aluop[1]: a
156
           aluop[0]: b
157
           funct3[2]: c
158
           funct3[1]: d
159
160
           funct3[0]: e
161
162
           op[5]:
163
           funct7b5: g
164
           alu_decoder aludec(aluop[1], aluop[0], funct3[2], funct3[1], funct3[0], op[5],
165
       funct7b5, alucontrol[2], alucontrol[1], alucontrol[0]);
166
167
           // Calling instr_decoder module
168
           instr_decoder id(op, immsrc);
169
170
171
           // output logic
172
           assign pcwrite = branch & zero | pcupdate;
173
       endmodule
174
175
      module mainFSM(input logic clk,
176
                         input logic reset,
177
                         input logic [6:0] op,
                        output logic pcupdate,
output logic branch,
output logic regwrite, memwrite,
output logic irwrite,
output logic [1:0] resultsrc,
output logic [1:0] alusrca, alusrcb,
output logic adrsrc,
output logic [1:0] aluop);
178
179
180
181
182
183
184
185
186
187
           // Internal logic for states
188
           typedef enum logic [3:0] {FETCH, DECODE, MEMADR, MEMREAD, MEMWB, MEMWRITE, EXECUTER,
       ALUWB, EXECUTEI, JAL, BEQ} statetype;
189
           statetype state, nextstate;
190
           logic [13:0] controls;
191
192
           // state register
           always_ff @(posedge clk, posedge reset)
193
194
                if (reset) state <= FETCH;</pre>
195
                else state <= nextstate;</pre>
196
197
198
           // next state logic
199
           always_comb
200
                casez (state)
201
                     FETCH:
                                   nextstate = DECODE;
202
                                   casez(op)
203
                     DECODE:
                                             7'b0?00011:
204
                                                                   nextstate = MEMADR;
                                             7'b0110011:
205
                                                                   nextstate = EXECUTER;
206
                                             7'b0010011:
                                                                   nextstate = EXECUTEI;
                                             7'b1101111:
207
                                                                   nextstate = JAL;
```

```
208
                                         7'b1100011:
                                                              nextstate = BEQ;
209
                                         default:
                                                              nextstate = state;
210
                                     endcase
211
212
                   MEMADR:
                                casez(op)
                                         7'b0000011:
213
                                                              nextstate = MEMREAD;
                                         7'b0100011:
214
                                                              nextstate = MEMWRITE;
215
                                         default:
                                                              nextstate = state;
216
                                     endcase
217
218
                   MEMREAD:
                                nextstate = MEMWB;
219
220
                   MEMWB:
                                 nextstate = FETCH;
221
222
                   MEMWRITE:
                                nextstate = FETCH;
223
224
                   EXECUTER:
                                nextstate = ALUWB;
225
226
                   ALUWB:
                                nextstate = FETCH;
227
228
                   EXECUTEI:
                                nextstate = ALUWB;
229
230
                   JAL:
                                nextstate = ALUWB;
231
                                nextstate = FETCH;
232
                   BEQ:
233
234
                   default:
                                nextstate = state;
235
          endcase
236
237
238
           // setting current state signals
239
240
          always_comb
241
               case (state)
242
      pcupdate__branch__regwrite__memwrite__irwrite__resultsrc__alusrcb__alusrca__adrsrc__aluop
243
                                controls = 14'b1_0_0_0_1_10_1_0_0_0_0;
244
245
                   DECODE:
                                 controls = 14'b0_0_0_0_0_0_0_0_0_1_01_0_0_0;
246
                                controls = 14'b0_0_0_0_0_0_0_0_1_10_0_0;
247
                   MEMADR:
248
249
                                 controls = 14'b0_0_0_0_0_0_0_0_0_0_0_1_00;
                   MEMREAD:
250
251
                   MEMWB:
                                 controls = 14'b0_0_1_0_0_0_1_0_0_0_0_0_0;
252
253
                                controls = 14'b0_0_0_1_0_0_0_0_0_0_1_0_0;
                   MEMWRITE:
254
255
                                controls = 14'b0_0_0_0_0_0_0_0_0_0_10_0_10_0_10;
                   EXECUTER:
256
                                controls = 14'b0_0_1_0_0_0_0_0_0_0_0_0_0_0;
257
                   ALUWB:
258
259
                                controls = 14'b0_0_0_0_0_0_0_0_1_10_0_10;
                   EXECUTEI:
260
261
                   JAL:
                                 controls = 14'b1_0_0_0_0_0_0_10_01_0_00;
262
                                 controls = 14'b0_1_0_0_0_0_0_0_1_0_0_1;
263
                   BEQ:
264
265
                   default:
                                controls = 14'b0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0;
266
          endcase
267
268
               assign {pcupdate, branch, regwrite, memwrite, irwrite, resultsrc, alusrcb, alusrca,
      adrsrc, aluop} = controls;
269
          endmodule
270
271
           // Structural Verilog Code for the ALU Decoder adapted from lab 2
          module alu_decoder(input logic a, b, c, d, e, f, g,
272
273
                            output logic y2, y1, y0);
274
           // Declaring the internal logic signals or local variables
           // which can only be used inside of this module
275
```

Page 4 of 7 Revision: top

```
277
278
           // Getting negations of each input
279
           not g1(na, a);
280
           not g2(nb, b);
281
           not g3(nc, c);
282
           not g4(nd, d);
283
           not g5(ne, e);
284
285
           // y2 output logic
286
           and a1(y2, a, nb, nc, d, ne);
287
288
           // y1 output logic
289
           and a2(y1, a, nb, c, d);
290
291
           // y0 output logic
292
           and a3(n1, na, b);
293
           and a4(n2, a, nb, nc, nd, ne, f, g);
294
           and a5(n3, a, nb, d, ne);
295
           or o1(y0, n1, n2, n3);
296
      endmodule
297
298
      // Strucutural Verilog Code for the instr decoder
299
      module instr_decoder(input logic [6:0] op,
300
                       output logic [1:0] immsrc);
301
302
           // Logic for choosing the immsrc
303
           always_comb
               casez (op)
   7'b0110011: immsrc <= 2'b00; // R-type data processing (dont care but setting)</pre>
304
305
      to 0's)
306
                    7'b0010011: immsrc <= 2'b00; // I-type data processing
                    7'b0000011: immsrc <= 2'b00; // LW
307
                    7'b0100011: immsrc <= 2'b01; // SW
308
                    7'b1100011: immsrc <= 2'b10; // BEQ
309
                    7'b1101111: immsrc <= 2'b11; // JAL
310
311
                    default: immsrc <= 2'b00;</pre>
312
           endcase
313
      endmodule
314
315
      // Extend module
                             logic [31:7] Instr,
316
      module Extend(input
                      input logic [1:0] ImmSrc, output logic [31:0] ImmExt);
317
318
319
320
           always_comb
321
           case(ImmSrc)
322
                        // I-type
323
               2'b00:
                         ImmExt = \{\{20\{Instr[31]\}\}, Instr[31:20]\};
324
                        // S-type (Stores)
               2'b01:
                         ImmExt = \{\{20\{Instr[31]\}\}, Instr[31:25], Instr[11:7]\};
325
                        // B-type (Branches)
326
               2'b10:
                         ImmExt = \{\{20\{Instr[31]\}\}, Instr[7], Instr[30:25], Instr[11:8], 1'b0\}\}
327
328
                        // J-type (Jumps)
329
                         ImmExt = \{\{12\{Instr[31]\}\}, Instr[19:12], Instr[20], Instr[30:21], 1'b0\}\}
               default: ImmExt = 32'bx; // undefined
330
           endcase
331
      endmodule
332
333
334
      // Register File module
335
      module RegFile(input
                                             clk,
                               logic
336
                       input
                               logic
                                             WE3,
337
                       input
                               logic [ 4:0] A1, A2, A3,
                               logic [31:0] WD3,
338
                       input
                       output logic [31:0] RD1, RD2);
339
340
           logic [31:0] rf[31:0];
341
342
343
           // three ported register file
344
           // read two ports combinationally (A1/RD1, A2/RD2)
```

```
// write third port on rising edge of clock (A3/WD3/WE3)
345
346
          // register 0 hardwired to 0
347
348
          always_ff @(posedge clk)
349
               if (WE3) rf[A3] <= WD3;</pre>
350
          assign RD1 = (A1 != 0) ? rf[A1] : 0;
351
352
          assign RD2 = (A2 != 0) ? rf[A2] : 0;
353
      endmodule
354
355
      // flopr module (resettable flip-flop)
356
      module flopr #(parameter WIDTH = 8)
357
                     (input logic
                                                 clk, reset,
358
                      input logic [WIDTH-1:0] d,
359
                      output logic [WIDTH-1:0] q);
360
          always_ff @(posedge clk, posedge reset)
361
362
               if (reset) q \ll 0;
363
               else
                          q \ll d;
364
      endmodule
365
366
      // flopenr module (resetable flip-flop with enable)
      /*module flopenr #(parameter WIDTH = 8)
367
368
                       (input logic
                                                         clk, reset, en,
369
                        input logic [WIDTH-1:0]
                                                         d,
370
                        output logic [WIDTH-1:0]
                                                          q);
371
372
          always_ff @(posedge clk, posedge reset)
373
               if
                       (reset)
                                    q <= 0;
374
               else if (en)
                                     q \ll d;
375
      endmodule
376
377
378
      module flopenr #(parameter WIDTH = 8)
379
                        (input logic
                                                    clk, reset,
380
                         input logic
                                                    en.
381
                         input logic
                                       [WIDTH-1:0] d,
382
                        output logic [WIDTH-1:0] q);
383
384
         always_ff @(posedge clk, posedge reset)
            if (reset) q <= 0;</pre>
385
                           q <=d:
386
            else if (en)
      endmodule
387
388
389
      // 2x1 Mux module
390
      module mux2 #(parameter WIDTH = 8)
391
                    (input logic [WIDTH-<mark>1:0</mark>] d0, d1,
                     input
392
                             logic
393
                     output logic [WIDTH-1:0] y);
394
395
          assign y = s ? d1 : d0;
396
      endmodule
397
398
      // 3x1 Mux module
399
      module mux3 #(parameter WIDTH = 8)
                    (input logic [WIDTH-1:0] d0, d1, d2,
400
                     input logic [1:0]
401
402
                     output logic [WIDTH-1:0] y);
403
404
          assign y = s[1] ? d2 : (s[0] ? d1 : d0);
405
      endmodule
406
      // ALU module
407
408
      module alu(input logic [31:0] a, b,
                   input logic [2:0] alucontrol,
409
                   output logic [31:0] result,
410
                   output logic
411
                                        zero);
412
413
          logic [31:0] condinvb, sum;
414
          logic
                        sub;
```

```
415
416
          assign sub = (alucontrol[1:0] == 2'b01);
417
          assign condinvb = sub ? ~b : b; // for subtraction or slt
418
          assign sum = a + condinvb + sub;
419
420
          always_comb
421
          case (alucontrol)
422
              3'b000: result = sum;
                                              // addition
423
              3'b001: result = sum;
                                             // subtraction
424
              3'b010: result = a & b;
                                             // and
425
              3'b011: result = a | b;
                                             // or
426
              3'b101: result = sum[31];
                                             // slt
427
              default: result = 0;
428
          endcase
429
430
          assign zero = (result == 32'b0);
431
      endmodule
432
```