

EECS 498/CSE 598: Zero-Knowledge Proofs Winter 2026 Lecture 16

Paul Grubbs

paulgrub@umich.edu

Beyster 4709

Agenda for this lecture

- Announcements
- Review of what a CPU is
- Why CPU-model frontends?
- Key ideas of CPU-model frontends
- Memory accesses

Agenda for this lecture

- **Announcements**
- Review of what a CPU is
- Why CPU-model frontends?
- Key ideas of CPU-model frontends
- Memory accesses

Announcements

- Project 3 online, **due 3/24**
- Theory track problem set 1 online, **due 3/24**
- The plan is to release P4 and theory pset 2 tomorrow.
 - Note there will be no P5 nor a final exam. These will be the last assignments of the semester.
- 598 research track: **project proposal due Friday 3/27**
- All work for this course **must** be completed by our final exam date, April 27th

Agenda for this lecture

- Announcements
- Review of what a CPU is
- Why CPU-model frontends?
- Key ideas of CPU-model frontends
- Memory accesses

What is a CPU, anyway?

Random Access Machine

- Main memory: S cells of fixed width^m
- Special memory cells "registers"
- A set of instructions
 - memory read/write
read A $FF81$
 - Operations arithmetic, boolean
- Special registers "flags" + Program counter

Agenda for this lecture

- Announcements
- Review of what a CPU is
- Why CPU-model frontends?
- Key ideas of CPU-model frontends
- Memory accesses

Drawbacks of ASIC model

- program fixed
- memory accesses / SSA
- CPU proving
- Need to rewrite "normal" programs

Agenda for this lecture

- Announcements
- Review of what a CPU is
- Why CPU-model frontends?
- Key ideas of CPU-model frontends
- Memory accesses

Key ideas

Performance questions: # steps of program
memory used

efficiency of instruction embedding into RISC

Define:

P X


ISA - instructions
memory semantics

Compile P to ISA P'

"bytecode": opcode sequence and
memory accesses

Next:

Run P' on X to get transcript T



Key ideas

Goal: Prove knowledge of T that is correct for P on X , output Y

What is in the transcript? $t := \text{length of program}$

Naively, everything. Too expensive!

1. Starts with public input X

2. list of tuples

(timestamp, list of registers, read or write info)

Key ideas

- How to check consistency?

1. correctness of memory accesses
2. correctness of CPU "step" function on registers

RISC "switch"

$F(\text{op}, \text{reg}_1, \text{reg}_2, \text{st})$

if $\text{op} = \text{add}:$

...

elif $\text{op} = \text{mul}:$

...

elif $\text{op} = \text{xor}$

...

Prove (1)?

Agenda for this lecture

- Announcements
- Review of what a CPU is
- Why CPU-model frontends?
- Key ideas of CPU-model frontends
- Memory accesses

Checking memory consistency

If reads/writes ordered by memory ^{break ties by} location, ^{timestamp}
check consistency:

For each add. pair:

if addresses are equal
and the latter is read,
check val read is same as former val

Sorting/routing network



Merkle tree

memory Finger-
printing