

Computer Organization

Lab 3: Single Cycle CPU - Complete Edition

Due: 2019/5/23

1. Goal

Based on Lab 2, you need to add a memory unit and implement a complete single cycle CPU that can run R-type, I-type and jump instructions.

2. Homework Requirement

- Please use ModelSim or Xilinx as your HDL simulator.
- Please **attach student IDs as comments** at the top of each file.
- Please zip the Verilog files and the report and **name it as "ID.zip"**.
- Program Counter, Instruction Memory, Register File and Testbench are supplied.
- REGISTER_BANK [29] represents the stack pointer register value (initially 128). Other registers are initialized to 0.
- You may add more control signals to the decoder:
 - Branch_o
 - Jump_o
 - MemRead_o
 - MemWrite_o
 - MemtoReg_o
- A brief review of different types of MIPS instructions:

Op[31:26]	Rs[25:21]	Rt[20:16]	Rd[15:11]	Shamt[10:6]	Func[5:0]
-----------	-----------	-----------	-----------	-------------	-----------

ii. I-type

Op[31:26]	Rs[25:21]	Rt[20:16]	Immediate[15:0]
-----------	-----------	-----------	-----------------

iii. Jump

Op[31:26]	Address[25:0]
-----------	---------------

h. Basic Instructions: the following instructions have to be executed correctly in your CPU design (50%).

(For the ones who can't read testcase txt files or dump result txt file, please change the relative path in testbench and instr_memory file to absolute path.)

Your CPU design has to support the instruction set from Lab 2 + the following instructions:

i. lw (load word)

$$\text{Reg}[\text{Rt}] \leftarrow \text{Mem}[\text{Rs} + \text{Imm}]$$

6'b100011	Rs[25:21]	Rt[20:16]	Imm[15:0]
-----------	-----------	-----------	-----------

ii. sw (store word)

$$\text{Mem}[\text{Rs} + \text{Imm}] \leftarrow \text{Reg}[\text{Rt}]$$

6'b101011	Rs[25:21]	Rt[20:16]	Imm[15:0]
-----------	-----------	-----------	-----------

iii. jump

$$\text{PC} \leftarrow \{ \text{PC}[31:28], \text{address} \ll 2 \}$$

6'b000010	Address[25:0]
-----------	---------------

i. Advanced Instructions: the following instructions have to be executed correctly in your CPU design (30%).

i. jal (jump and link)

In MIPS, the 31th register saves return address for function calls.

$\text{Reg}[31] \leftarrow \text{PC}+4$

$\text{PC} \leftarrow \{ \text{PC}[31:28], \text{address} \ll 2 \}$

6'b000011	Address[25:0]
-----------	---------------

ii. jr (jump register)

In MIPS, you can use

jr r31

to jump to the return address linked from **jal** instruction.

$\text{PC} \leftarrow \text{Reg}[\text{Rs}]$


6'b000000	Rs[25:21]	0	0	0	6'b001000
-----------	-----------	---	---	---	-----------

j. Test program

The second testbench C0_P3_test_data2.txt is a Fibonacci function. **r2** represent the final answer. Please refer to **test2.txt**.

3. Architecture Diagram

This is a reference design. **You need to modify this design to meet the requirements.**



4. Report

- | | |
|-----------------------------|---------------------|
| a. Architecture Diagram | ⇐ 像上面那張圖 |
| b. Hardware Module Analysis | ⇐ 分別解釋重要的module怎麼實作 |
| c. Result | ⇐ 波形、輸出訊息 ... |
| d. Summary | ⇐ 實作心得 |

5. Grade

- Total:** 100 points (plagiarism will get 0 point)
- Report:** 20 points (please use **pdf format**)
- Late submission:** Score * 0.8 before 5/23. After 5/30, you will get 0.

6. Q&A

If you have any question, it is recommended to ask in the [facebook discussion forum](#).