## **IP Generation**

This task generates a Vivado IP from the produced HLS output.

## The VivadoHLS Script Template

```
1 # Create project
 2 open_project -reset PRJ_NAME
 3 set_top TOP_LEVEL_FUNCTION
 5 # Add design files
 6 add_files BIN_DIR/HLS_SOURCE_FILE -cflags "-I CLOCKWORK_SRC_DIR -std=c++11"
 7
 8 # Open and configure a new solution
9 open_solution PRJ_NAME
10 set_part PART_NUMBER
11 create_clock -period CLOCK_PERIOD -name default
12
13 # Configure build
14 config_schedule -effort medium -relax_ii_for_timing=0
15 config_export \
    -format ip_catalog \
16
     -rtl verilog \
17
18
     -description IP_DESCRIPTION \
      -display_name IP_DISPLAY_NAME
20
     -ipname IP NAME \
21
     -library IP_LIBRARY \
22
     -vendor IP_VENDOR \
23
      -version IP_VERSION
24
25 # Synthesize design (generate HDL)
26 csynth_design
27
28 # Export IP
29 export design
```

## **Automation Script Interface**

The automation script should be able to accept a configuration file that provides all the necessary

1 of 2 9/16/20, 3:04 PM

## information.

The configuration file is a JSON file of the form:

```
1 {
      "config" : {
 2
 3
        "version"
                           : "config schema version in the form x.y",
        "name"
                             : "configuration name. Use as prefix for project name in Xi
 4
 5
        "xcel_ip_vlnv"
                             : "VLNV used for IP instantiation in Vivado",
        "xcel_top_fn"
                              : "top-level HLS function for IP",
 6
 7
                              : "implementation timing info for IP",
        "xcel_clock_period"
        "xcel_ip_inputs"
                              : [
 8
          { "name" : "name of input port 0", "width" : W_IN_0 },
 9
10
          { "name" : "name of input port 1", "width" : W_IN_1 },
11
12
          { "name" : "name of input port N", "width" : W_IN_N },
13
        ],
        "xcel_ip_output" : { "name" : "name of output port", "width" : W_OUT },
14
        "xcel_rdai_vlnv"
                             : "VLNV used for RDAI tagging",
15
        "xcel_rdai_vlnv" : "VLNV used for KDAI tagging,
"xlnx_chip_part" : "part number for the FPGA chip",
16
        "xlnx_board_part" : "board part number",
17
18
        "vivado_user_ip_repo" : "path to user IP repo",
        "vivado version"
                           : "some_version",
19
        "vivado_handoff_dir" : "path for directory where to put output collateral",
20
21
      }
22 }
```

2 of 2 9/16/20, 3:04 PM