








## General structure of CMOS Logic



## Examples of PDN



## Examples of PUN



→ To implement AND functionality, the devices are connected in series.

→ To implement OR functionality, the devices are connected in parallel.

\*\*\*

NMOS - Inputs are uncomplemented and output is complemented.

PMOS - Inputs are complemented and output is uncomplemented.




→ The PDN utilizes devices in parallel to form an OR function and devices in series to form an AND function; the same is true for PUN.

Here OR and AND notation refer to current flow or conduction of the device.

2 - Input NAND Gate  $Y = \overline{AB}$  (or)  $\overline{Y} = AB$  (or)  $Y = \overline{A+B}$

NMOS  
(PDN)


PMOS  
(PUN)



2 Input NOR Gate  $Y = \overline{A+B}$  or  $\overline{Y} = A+B$  or  $Y = \overline{A} \overline{B}$

NMOS (PDN)

PMOS (PUN)



→ To implement n-input NAND or NOR gate using either NMOS or PMOS we require n transistors. But to implement the same using CMOS logic we need 2n transistors.



$$\overline{Y} = A(B+CD) \text{ -NMOS (PDN)}$$


$$\Rightarrow Y = \overline{A(B+CD)}$$

$$= \overline{A} + \overline{(B+CD)}$$

$$= \overline{A} + \overline{B}(\overline{CD})$$

$$= \overline{A} + \overline{B}(\overline{C} + \overline{D})$$

$$Y = \overline{A} + \overline{B}(\overline{C} + \overline{D}) \text{ -PMOS (PUN)}$$




### Summary of Synthesis Method


- The "PDN" can be most directly synthesized by expressing " $\overline{Y}$ " as a function of the "uncomplemented variables". If complemented variables appear in the expression then additional inverters are required.
- The "PUN" can be most directly synthesized by expressing " $Y$ " as a function of the "complemented variables". If uncomplemented variables are present then additional inverters are required.
- The PUN can be obtained from PDN and vice-versa using duality principle.



## CMOS Inverter



- NMOS device for charging and discharging a capacitor
- PMOS device for charging and discharging a capacitor
- Voltage-Transfer-Characteristics (VTC)
- Noise Margins
- Switching Threshold (or) Trip point
- Propagation delay
- Transistor sizing
- Power dissipation



PMOS      Charging  
NMOS      Discharging






## NMOS device for charging and discharging a capacitor



Discharging


NMOS - Current flows from D to S



$$* V_{GS}(t) = V_{DD} > V_{TN}$$

Capacitor discharges completely to zero

charging



$$* V_{GS}(t) = V_{DD} - v_c(t) > V_{TN}$$

If  $V_{GS}(t) > V_{TN} \Rightarrow \text{NMOS-ON}$


$v_c(t) < V_{DD} - V_{TN} \Rightarrow \text{NMOS-ON}$   
 $\Rightarrow V_{DD} - V_{TN}$  is the maximum value that an NMOS device can pass.

## PMOS device for charging and discharging a capacitor



charging


PMOS - Current flows from S to D



$$* v_{GS}(t) = -V_{DD} < V_{TP} \text{ (Negative)}$$

Capacitor charges up to  $V_{DD}$

Discharging




$$* V_{GS}(t) = -v_c(t) < V_{TP} \text{ (Negative)}$$

$$v_c(t) > |V_{TP}| \Rightarrow \text{PMOS ON}$$

If  $v_c(t) < |V_{TP}| \Rightarrow \text{PMOS OFF}$   
 $\rightarrow$  The capacitor can discharge up to  $|V_{TP}|$  only.

## Voltage - Transfer - characteristics (VTC)



$$I_{Dsp} = -I_{Dsn} \quad ***$$

$$V_{gsn} = V_i, \quad V_{dsn} = V_o$$



$$V_{gsp} = V_i - V_{DD}, \quad V_{dsp} = V_o - V_{DD}$$



## Relation between voltages of NMOS and PMOS devices of the CMOS Inverter





	Cut-off	Triode (or) Linear	Saturation
NMOS	$V_{gsn} < V_{tn}$ $V_i < V_{tn}$	$V_{gsn} > V_{tn}$ $V_i > V_{tn}$	$V_{gsn} > V_{tn}$ $V_i > V_{tn}$
		$V_{dsn} < V_{gsn} - V_{tn}$ $V_o < V_i - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$ $V_o > V_i - V_{tn}$
PMOS	$V_{gsp} > V_{tp}$ $V_i > V_{tp} + V_{DD}$	$V_{gsp} < V_{tp}$ $V_i < V_{tp} + V_{DD}$	$V_{gsp} < V_{tp}$ $V_i < V_{tp} + V_{DD}$
		$V_{dsp} > V_{gsp} - V_{tp}$ $V_o > V_i - V_{tp}$	$V_{dsp} < V_{gsp} - V_{tp}$ $V_o < V_i - V_{tp}$










Region	Condition	NMOS	PMOS	Output
A	$0 \leq V_i < V_{tn}$	Cut-off	Triode	$V_{DD}$
B	$V_{tn} \leq V_i < \frac{V_{DD}}{2}$	Saturation	Triode	$V_o > \frac{V_{DD}}{2}$
C	$V_i = \frac{V_{DD}}{2}$	Saturation	Saturation	$V_o$ drops sharply
D	$\frac{V_{DD}}{2} < V_i \leq (V_{DD} - V_{tp})$	Triode	Saturation	$V_o < \frac{V_{DD}}{2}$
E	$V_i > (V_{DD} - V_{tp})$	Triode	Cut-off	$V_o = 0$

### Noise Margins



$V_{OL}$  — maximum LOW output voltage

$V_{OH}$  — minimum HIGH output voltage

$V_{IL}$  — maximum LOW input voltage

$V_{IH}$  — minimum HIGH input voltage

$NM_L$  — Low noise margin

$$NM_L = V_{IL} - V_{OL}$$

$NM_H$  — High noise margin

$$NM_H = V_{OH} - V_{IH}$$