

Introduction


- What is a PMOD?
 - SSD
 - **LED**
 - SWITCHES
- My Design
 - Project Outline
 - Code
 - Simulation
 - Troubleshooting / Difficulties





PMOD

- Created by Digilent
- Compact I/O interface board
- Used with FPGA and microcontroller development boards
- User Friendly



My Design

- Test Plan
 - Create inputs/outputs
 - Create a case from 00 to 15
 - ► Map pinouts of Pmod
 - Record results



Zybo Z7 10 FPGA Board

```
timescale 1ns / 1ns
module ece 520 pmod led switch
  input clk,
   input [7:0] pmod switch,
                                //pmod 4 input switch that lights pmod led
   output reg [7:0] led,
                                //pmod led
  output reg [6:0] seg,
                               //pmod 2 dig 7 seg display
  output reg dig sel
                                //pmod 2 dig ssd chip select that did not work
  always @(posedge clk)
    case (pmod_switch [3:0])
                                   //4 bits, 1 for each switch.
      0: seg <= 7'b1111110;
      1: seg <= 7'b0110000;
      2: seg <= 7'b1101101;
      3: seg <= 7'b1111001;
      4: seg <= 7'b0110011;
      5: seg <= 7'b1011011;
      6: seg <= 7'b1011111;
      7: seg <= 7'b1110000;
      8: seg <= 7'b1111111;
      9: seg <= 7'b1110011;
      10: seg <= 7'b1110111;
      11: seg <= 7'b0011111;
      12: seg <= 7'b1001110;
      13: seg <= 7'b0111101;
      14: seg <= 7'b1001111;
      15: seg <= 7'b1000111;
    endcase
  always @(posedge clk) led <= pmod switch;</pre>
                                               //led works off of pmod switch
  always @(*) dig_sel = 0; //right digit displays
endmodule
```

10 11 12

13 14

15 16

17

18 19

20 21

22 23

24

25

26

27

28

30 31


32


33

34 35

36

My Code





```
##Clock signal
    set_property -dict {PACKAGE_PIN K17 IOSTANDARD LVCMOS33} [get_ports clk]
    create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports clk]
    set_property PACKAGE_PIN H15 [get_ports dig_sel]
    set property IOSTANDARD LVCMOS33 [get ports dig sel]
8 set property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
    set property IOSTANDARD LVCMOS33 [get ports {led[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
11 set property IOSTANDARD LVCMOS33 [get ports {led[4]}]
   set property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
   set property IOSTANDARD LVCMOS33 [get_ports {led[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
   set_property PACKAGE_PIN T22 [get_ports {led[0]}]
    set_property PACKAGE_PIN T21 [get_ports {led[1]}]
   set property PACKAGE_PIN U22 [get_ports {led[2]}]
    set_property PACKAGE_PIN U21 [get_ports {led[3]}]
   set property PACKAGE PIN V22 [get ports {led[4]}]
   set_property PACKAGE_PIN W22 [get_ports {led[5]}]
    set property PACKAGE PIN L14 [get ports {led[6]}]
    set property PACKAGE_PIN N15 [get_ports {led[7]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {pmod_switch[7]}]
   set_property IOSTANDARD LVCMOS33 [get_ports {pmod_switch[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {pmod_switch[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {pmod_switch[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {pmod_switch[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {pmod_switch[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {pmod_switch[1]}]
    set property IOSTANDARD LVCMOS33 [get_ports {pmod_switch[0]}]
    #set_property PACKAGE_PIN F22 [get_ports {pmod_switch[0]}]
    #set_property PACKAGE_PIN G22 [get_ports {pmod_switch[1]}]
    #set property PACKAGE PIN H22 [get ports {pmod switch[2]}]
    #set_property PACKAGE_PIN F21 [get_ports {pmod_switch[3]}]
    #set property PACKAGE PIN H19 [get ports {pmod switch[4]}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]}]
    set property IOSTANDARD LVCMOS33 [get_ports {seg[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]}]
    #set property PACKAGE PIN Y11 [get ports {seg[6]}]
    #set_property PACKAGE PIN AA11 [get_ports {seg[5]}]
    #set property PACKAGE PIN Y10 [get ports {seg[4]}]
    #set property PACKAGE PIN AA9 [get ports {seg[3]}]
    #set property PACKAGE PIN W12 [get ports {seg[2]}]
    #set property PACKAGE PIN W11 [get ports {seg[1]}]
    #set property PACKAGE PIN V10 [get ports {seg[0]}]
    #set_property PACKAGE_PIN W8 [get_ports dig_sel]
54
     #set property PACKAGE PIN K16 [get ports {led[5]}]
     #set property PACKAGE PIN K14 [get ports {led[4]}]
    #set_property PACKAGE_PIN N16 [get_ports {led[3]}]
    #set_property PACKAGE_PIN L15 [get_ports {led[2]}]
    #set_property PACKAGE_PIN J16 [get_ports {led[1]}]
    #set_property PACKAGE_PIN J14 [get_ports {led[0]}]
    set_property PACKAGE_PIN T14 [get_ports {seg[6]}]
    set_property PACKAGE_PIN T15 [get_ports {seg[5]}]
    set_property PACKAGE_PIN P14 [get_ports {seg[4]}]
    set_property PACKAGE_PIN R14 [get_ports {seg[3]}]
    set_property PACKAGE_PIN V12 [get_ports {seg[2]}]
    set_property PACKAGE_PIN W16 [get_ports {seg[1]}]
    set_property PACKAGE_PIN J15 [get_ports {seg[0]}]
    set_property PACKAGE_PIN V15 [get_ports {pmod_switch[3]}]
    set_property PACKAGE_PIN W15 [get_ports {pmod_switch[2]}]
    set_property PACKAGE_PIN T11 [get_ports {pmod_switch[1]}]
    set_property PACKAGE_PIN T10 [get_ports {pmod_switch[0]}]
74
    set property PACKAGE PIN G15 [get ports {pmod switch[7]}]
    set_property PACKAGE_PIN P15 [get_ports {pmod_switch[6]}]
    set_property PACKAGE_PIN W13 [get_ports {pmod_switch[5]}]
    set property PACKAGE PIN T16 [get ports {pmod switch[4]}]
```

DEMO


Extra Slides


Counter 0 to 99 code

```
`timescale 1ns / 1ps
                                                                                                                                  always @ (*)
                                                                    begin
                                                                                                                                  begin
                                                                         if (delay < const_val)</pre>
     module two_digit_seven_seg(
                                                                                                                                   case(dig_counter)
                                                          44
                                                                             begin
                                                                                                                                      4'd0 : led_out = 7'b1111110; //0100000 //0
                                                                               delay <= delay + 1;
            input clock,
                                                                                                                                      4'd1 : led_out = 7'b0110000; //1
                                                                                                                                      4'd2 : led_out = 7'b1101101; //2
            input reset,
                                                                             end
                                                                                                                                      4'd3 : led_out = 7'b1111001; //3
                                                                             else
            output a,
                                                                                                                                      4'd4 : led_out = 7'b0110011; //4
            output b,
                                                                             begin
                                                                                                                                      4'd5 : led_out = 7'b1011011; //5
            output c,
                                                                                delay <= 0;
10
                                                                                                                                      4'd6 : led_out = 7'b1011111; //6
            output d,
                                                                               ds_c <= ~ds_c;
11
            output e,
                                                                             end
                                                                                                                                      4'd7 : led_out = 7'b1110000; //7
12
            output f,
13
            output g,
                                                                         if(inc_delay < count_speed)</pre>
                                                                                                                                      4'd8 : led_out = 7'b1111111; //8
            output dp
                                                                         begin
                                                                                                                                      4'd9 : led_out = 7'b1110011; //9
            //output [3:0]an
                                                                           inc delay <= inc delay + 1;
16
                                                                         end
                                                                                                                           100
                                                                                                                                      default : led_out = 7'b0000001; //dash, when reset it is defaulted to -
                                                                         else
       localparam const_val = 2500000/2;
                                                                         begin
       reg [6:0]led_out;
                                                                                                                                   case(dig_counter2)
                                                                           inc delay <= 0:
                                                                                                                                     4'd0 : led_out_2 = 7'b1111110; //0100000 //0
20
       reg [6:0]led_out_2;
                                                                           if (dig_counter2 <= 9)
                                                          60
                                                                                                                                      4'd1 : led_out_2 = 7'b0110000; //1
        reg ds_c;
                                                                                                                                      4'd2 : led_out_2 = 7'b1101101; //2
                                                                           begin
22
       reg [23:0] delay; //register to produce the
                                                                                                                                      4'd3 : led_out_2 = 7'b1111001; //3
                                                                                if(dig_counter < 9)</pre>
                                                                                                                                      4'd4 : led_out_2 = 7'b0110011; //4
23
       reg [26:0] inc_delay; // counting speed
                                                                                    dig_counter <= dig_counter + 1;</pre>
                                                                                                                                      4'd5 : led_out_2 = 7'b1011011; //5
       localparam count_speed= 1250;//00000;
24
                                                                                else
       reg [6:0] dig_counter;
                                                                                                                                      4'd6 : led_out_2 = 7'b1011111; //6
                                                                                begin
       reg [6:0] dig_counter2;
                                                                                    dig_counter2 <= dig_counter2 + 1;</pre>
                                                                                                                                      4'd7 : led_out_2 = 7'b1110000; //7
                                                                                    dig counter <= 0;
                                                                                end
                                                                                                                                      4'd8 : led_out_2 = 7'b1111111; //8
       always @ (posedge clock or posedge reset)
                                                                           end
30
        begin
                                                                                                                                      4'd9 : led_out_2 = 7'b1110011; //9
                                                          70
                                                                           else
         if (reset)
                                                          71
                                                                           begin
                                                                                                                                      default : led_out_2 = 7'b0000001; //dash, when reset it is defaulted to -
          begin
                                                                               dig counter2 <= 0:
                                                                                                                                   endcase
           delay <= 0;
                                                                                  dig_counter <= 0;</pre>
                                                                                                                                  end
           ds c <=0;
                                                          74
                                                                           end
           dig counter <= 0;
                                                                         end
                                                                                                                                  assign {a,b,c,d,e,f,g} = ds_c ? led_out: led_out_2 ;
           inc_delay <= 0;
                                                          76
                                                                  end
              dig_counter2 <= 0;</pre>
                                                                                                                                 //assign dp = 1'b0; //we dont need the decimal here so turn all of them off
                                                                 end
             led out <='b0:
             led_out_2 <='b0;</pre>
                                                                  assign dp = ds_c;
                                                                                                                                  endmodule
```

Simulations







Constraints/XDC file

Name	Direction	Board Part Pin	Board Part Interface	Neg Diff Pair	Package F	in Fix	ed E	Bank	I/O Std		Vcco	Vref	Drive Strength	Slew Type	Pull Type	Off-Chip Termination	IN_TERI
V 🕞 All ports (10)																	
V 🗟 Scalar ports (10)																
✓ a	OUT				T14	٧ (e		34	LVCMOS33*	*	3.300		12 ~	~	NONE ~	FP_VTT_50 ~	
√e b	OUT				T15	٧ (e		34	LVCMOS33*	*	3.300		12 💙	~	NONE ~	FP_VTT_50 ~	
√ c	OUT				P14	٧ (34	LVCMOS33*	*	3.300		12 💙	~	NONE ~	FP_VTT_50 ~	
	IN				K17	٧ (35	LVCMOS33*	*	3.300				NONE Y	NONE ~	
✓ d	OUT				R14	٧ [34	LVCMOS33*	*	3.300		12 💙	~	NONE Y	FP_VTT_50 V	
✓ dp	OUT				H15	٧ (e		35	LVCMOS33*	*	3.300		12 💙	~	NONE ~	FP_VTT_50 ~	
 e	OUT				V12	٧ [34	LVCMOS33*	~	3.300		12 💙	~	NONE ~	FP_VTT_50 ~	
 f	OUT				W16	٧ [34	LVCMOS33*	~	3.300		12 💙	~	NONE ~	FP_VTT_50 ~	
	OUT				J15	٧ (e		35	LVCMOS33*	*	3.300		12 ~	~	NONE ~	FP_VTT_50 V	
reset	IN				K18	v [•	35	LVCMOS33*	-	3.300				NONE Y	NONE ~	

```
1 ##Clock signal
    set property -dict { PACKAGE PIN K17 IOSTANDARD LVCMOS33 } [get ports {clock}]; #IO L12P T1 MRCC 35 Sch=sysclk
    create clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get ports { clock }];
   set property IOSTANDARD LVCMOS33 [get ports reset]
    set property IOSTANDARD LVCMOS33 [get ports a]
    set property IOSTANDARD LVCMOS33 [get ports b]
 8 set property IOSTANDARD LVCMOS33 [get ports c]
 9 | set property IOSTANDARD LVCMOS33 [get ports d]
10 set property IOSTANDARD LVCMOS33 [get ports dp]
11 ; set property IOSTANDARD LVCMOS33 [get ports e]
                                                                                                                                             Pin 1
12 set property IOSTANDARD LVCMOS33 [get ports f]
    set property IOSTANDARD LVCMOS33 [get ports g]
                                                                                             AE2
14
                                                                                             AG2
    set property PACKAGE_PIN T14 [get ports a]
16 ; set property PACKAGE_PIN T15 [get ports b]
17 set property PACKAGE_PIN P14 [get_ports c]
                                                                                                            Zybo Pinouts for Pmods: JA -> JF
18 | set property PACKAGE_PIN R14 [get ports d]
19 set property PACKAGE_PIN V12 [get ports e]
20 set property PACKAGE_PIN W16 [get ports f]
21 | set property PACKAGE_PIN J15 [get ports g]
                                                                  Seven-Segment Display Connection Diagram
22 set property PACKAGE_PIN H15 [get ports dp]
23 | set property PACKAGE_PIN K18 [get ports reset]
```

Results / Troubleshooting

```
case(dig_counter)
    4'd0 : led_out = 7'b1111110; //0100000 //0
    4'd1 : led_out = 7'b0110000; //1
    4'd2 : led_out = 7'b1101101; //2
    4'd3 : led_out = 7'b1111001; //3
    4'd4 : led_out = 7'b0110011; //4
    4'd5 : led_out = 7'b1011011; //5

    4'd6 : led_out = 7'b1011111; //6


    4'd7 : led_out = 7'b1110000; //7

    4'd8 : led_out = 7'b1111111; //8

    4'd9 : led_out = 7'b1110011; //9

    default : led_out = 7'b0000001; //dash, when reset it is defaulted to -endcase
```

```
input clock,
input reset,
output a,
output b,
output c,
output d,
output e,
output f,
output g,
output dp
```





Thank you

Questions?