

# Circuit Design with VHDL

3rd Edition *Volnei A. Pedroni*MIT Press, 2020

Slides Chapter 9
Operators and Attributes

Revision 1

#### **Book Contents**

#### **Part I: Digital Circuits Review**


- 1. Review of Combinational Circuits
- 2. Review of Combinational Circuits
- 3. Review of State Machines
- 4. Review of FPGAs

#### Part II: VHDL

- 5. Introduction to VHDL
- 6. Code Structure and Composition
- 7. Predefined Data Types
- 8. User-Defined Data Types
- 9. Operators and Attributes
- 10. Concurrent Code
- 11. Concurrent Code Practice
- 12. Sequential Code
- 13. Sequential Code Practice
- 14. Packages and Subprograms
- 15. The Case of State Machines
- 16. The Case of State Machines Practice
- 17. Additional Design Examples
- 18. Intr. to Simulation with Testbenches


#### **Appendices**

- A. Vivado Tutorial
- **B.** Quartus Prime Tutorial
- C. ModelSim Tutorial
- D. Simulation Analysis and Recommendations
- E. Using Seven-Segment Displays with VHDL
- F. Serial Peripheral Interface
- G. I2C (Inter Integrated Circuits) Interface
- H. Alphanumeric LCD
- I. VGA Video Interface
- J. DVI Video Interface
- K. TMDS Link
- L. Using Phase-Locked Loops with VHDL
- M. List of Enumerated Examples and Exercises



## **VHDL for Synthesis Slides**

Chapter	Title
5	Introduction to VHDL
6	Code Structure and Composition
7	Predefined Data Types
8	User-Defined Data Types
9	Operators and Attributes
10	Concurrent Code
11	Concurrent Code – Practice
12	Sequential Code
13	Sequential Code – Practice
14	Packages and Subprograms




#### Chapter 9

# **Operators and Attributes**

- 1. Operators
- 2. Overloaded operators
- 3. Attributes
- 4. Synthesis attributes
- 5. Alias


# 1. Operators



# 1. Operators




- a) Logical operators
- b) Arithmetic operators
- c) Comparison (relational) operators
- d) Shift operators
- e) Concatenation operator
- f) Condition operator



# 1. Operators


**Table 9.1**Predefined VHDL operators

Category	Operators	Comments
Logical	not	The not operator
Logical	and, nand, or, nor, xor, xnor	Regular and reduction logical operators
Arithmetic	_	Negation operator
Antimetic	+, -, *, /, **, mod, rem, abs	Regular arithmetic operators
	=, /=, >, <, >=, <=	Regular comparison operators
Comparison	?=, ?/=, ?>, ?<, ?>=, ?<=	Matching comparison operators
	minimum, maximum	Additional comparison functions
Shift	sll, srl, rol, ror	Logical shift operators
SHIII	sla, sra	Arithmetic shift operators
Concatenation	&	Array-forming operator
Condition	??	Converts bit or std_ulogic to boolean



# 1. Operators

a) Logical operators





# 1. Operators

## a) Logical operators

Binary (two-input) operators			
and	Regular and operator		
nand	Regular nand operator		
or	Regular or operator		
nor	Regular <i>nor</i> operator		
<b>xor</b> Regular <i>xor</i> operator			
xnor	Regular <i>xnor</i> operator		

Unary	Unary (single-input) operators			
not	The <i>not</i> operator			
and	and Reduction <i>and</i> operator			
nand	nand Reduction <i>nand</i> operator			
or	Reduction <i>or</i> operator			
nor	Reduction <i>nor</i> operator			
<b>xor</b> Reduction <i>xor</i> operator				
xnor	<b>xnor</b> Reduction <i>xnor</i> operator			





# 1. Operators


## a) Logical operators

**Table 9.2**Logical operators (including output sizes)

#### VHDL-2008:

	Binary operat	Unary operations							
Package	Regular and, nand, or, nor, xor, xnor			Reduction and, nand, or, nor, xor, xnor			not operator		
	Left, Right	Outp	Size	Inp	Outp	Size	Inp	Outp	Size
	B, B	В	(4)	BV	В		В	В	
	BV, BV	BV	(1)	_	_		BV	BV	
standard	BV, B	BV	(2)	_	_	(3)	_	_	(4)
standard	BO, BO	ВО	(1)	BOV	ВО	(3)	ВО	ВО	(4)
	BOV, BOV	BOV	(1)	_	_		BOV	BOV	
	BOV, BO	BOV	(2)	_	_		_	_	1
	SU, SU	SU	(4)	SUV	SU		SU	SU	
std_logic_1164	SUV, SUV	SUV	(1)	_	_	(3)	SUV	SUV	(4)
I		ı		İ	i	1		1	† I

See complete table in section 9.1.1




# 1. Operators

a) Logical operators


Examples of *unary* logical operations:

```
and "1110" = '1' and '1' and '1' and '0' = '0' nand "1110" = not (and "1110") = not ('0') = '1'
```



# 1. Operators

a) Logical operators



```
Examples of unary logical operations:
```


```
and "1110" = '1' and '1' and '1' and '0' = '0' nand "1110" = not (and "1110") = not ('0') = '1'
```

#### Examples of *binary* logical operations:

```
'1' and '1' = '1'
"0011" xor "0101" = "0110"
"0011" or not "0101" = "0011" or (not "0101") = "1011"
'1' and "0011" = ('1' and '0')('1' and '0')('1' and '1')('1' and '1') = "0011"
```

# 1. Operators

b) Arithmetic operators




# 1. Operators

## b) Arithmetic operators

Binary (two-input) operators				
+	Addition operator			
_	Subtraction operator			
*	Multiplication operator			
/	Division operator			
**	** Exponentiation operator			
rem	rem Remainder operator			
mod	Modulo operator			

Unary	Unary (single-input) operators			
-	- Negation operator			
abs Absolute-value operator				



# 1. Operators

## b) Arithmetic operators


Table 9.4

Arithmetic operators (including output sizes or ranges)

VHDL-2008:

Binary operations						Unary operations			
Left, Right	Outp	+, -	*	/	**	rem, mod	Inp	Outp	-, abs
INT, INT	INT	(1)	(2)	(3)	(4) (5)	(6)	INT	INT	(7)
UNS, UNS		(8)	(11)	(14)	_	(15)	_	_	_
UNS, NAT	UNS	(9)	(12)	(9)	_	(9)	_	_	_
UNS, SU	1	(9)	_	_	_	-	_	_	_
SIG, SIG		(8)	(11)	(14)	_	(15)	SIG	SIG	(10)
SIG, INT	SIG	(10)	(13)	(10)	_	(10)	_	_	_
SIG, SU		(10)	_	_	_	_	_	_	_
UFIX, UFIX	LIEIV	(16)	(18)	(20)	_	(24)	_	_	_
	UFIX								

See complete table in section 9.1.2



# 1. Operators

## b) Arithmetic operators

Rules can be complex (see complete set in table 9.4):

```
For integer (virtually any size is legal; below are the minimum overflow-free sizes):
(1) Outp'length = maximum(L'length, R'length) + 1)
(2) Outp'length = L'length + R'length
...
For unsigned and signed (ranges normalized to "... downto 0"):
(8) maximum(L'length, R'length)-1 downto 0 (output length = largest input length)
(9) UNS'length-1 downto 0 (output length = length of unsigned input)
...
For float:
(28) maximum(L'left, R'left) downto minimum(L'right, R'right)
(29) FLO'range (range of float input)
```

**Circuit Design** 

Volnei A. Pedroni

with VHDL

third edition

# 1. Operators

## b) Arithmetic operators



```
For integer (virtually any size is legal; below are the minimum overflow-free sizes):
(1) Outp'length = maximum(L'length, R'length) + 1)
(2) Outp'length = L'length + R'length
...
For unsigned and signed (ranges normalized to "... downto 0"):
(8) maximum(L'length, R'length)-1 downto 0 (output length = largest input length)
(9) UNS'length-1 downto 0 (output length = length of unsigned input)
...
For float:
(28) maximum(L'left, R'left) downto minimum(L'right, R'right)
(29) FLO'range (range of float input)
```

#### Examples:

For UNS and SIG, length of sum or subtraction must be the same as that of longest input For UNS and SIG, length of multiplication must be equal to the sum of the input lengths

**Circuit Design** 

Volnei A. Pedroni

with VHDL


third edition

# 1. Operators

b) Arithmetic operators


Examples involving types (all rules are in table 9.4):

Examples involving ranges (all rules are in table 9.4):



# 1. Operators

b) Arithmetic operators




Examples involving types (all rules are in table 9.4):

Examples involving ranges (all rules are in table 9.4):

# 1. Operators

b) Arithmetic operators




Examples involving types (all rules are in table 9.4):

Examples involving ranges (all rules are in table 9.4):

```
sig(6:0) \leftarrow sig(5:0) + su + su + su; --Illegal (output should be sig(5:0)) ufix(5:-4) \leftarrow sig(5:-1) - sig(5:-3); --illegal (output should be ufix(6:-3)) flo(9:-7) \leftarrow sig(5:-5) + sig(5:-5); --illegal (output should be flo(5:-5))
```

# 1. Operators

c) Comparison operators




# 1. Operators

## c) Comparison operators

Regular comparison operators				
= Equality				
/=	Inequality			
<	Smaller than			
<b>&lt;</b> =	Smaller than or equal to			
>	Greater than			
>=	Greater than or equal to			
minimum(), maximum()				

Matchir	Matching comparison operators			
?=	?= Equality			
?/=	'= Inequality			
?<	Smaller than			
?<=	Smaller than or equal to			
?>	Greater than			
?>=	?>= Greater than or equal to			

- Regular comparison: All nine SU values are considered to be different
- Matching comparison: Considers '0'='L', '1'='H', '-'= any other value



# 1. Operators


## c) Comparison operators

Regular comparison operators				
= Equality				
/=	Inequality			
<	Smaller than			
<=	Smaller than or equal to			
>	Greater than			
>=	Greater than or equal to			
minimum(), maximum()				

Matchir	Matching comparison operators			
?=	?= Equality			
?/=	Inequality			
?<	Smaller than			
?<=	Smaller than or equal to			
?>	Greater than			
?>=	?>= Greater than or equal to			

#### Allowed compositions:

```
x <= '1' when a = b else '0'; --with regular comparison
x <= a ?= b; --with matching comparison</pre>
```



# 1. Operators

## c) Comparison operators

Table 9.5Comparison operators (main options)

#### VHDL-2008:


Package	Regular comparison		Matching comparison		min/max functions	
	Left, Right	Outp	Left, Right	Outp	Left, Right	Outp
standard	В, В	ВО	B, B	В	В, В	В
	BV, BV	ВО	BV, BV <sup>1</sup>	В	BV, BV	BV
	BO, BO	ВО	_	_	BO, BO	ВО
	BOV, BOV	ВО	_	_	BOV, BOV	BOV
	INT, INT	ВО	_	_	INT, INT	INT
	INTV, INTV	ВО	_	_	INTV	INT
	CHAR, CHAR	ВО	_	_	CHAR, CHAR	CHAR
	STR, STR	ВО	_	_	STR	CHAR
std_logic_1164²	SU, SU	ВО	SU, SU	SU	_	_
	SUV, SUV	ВО	SUV, SUV1	SU	_	_
	UNS, UNS	ВО	UNS, UNS	SU	UNS, UNS	UNS

See complete table in section 9.1.2



# 1. Operators

c) Comparison operators



#### How comparisons are made:

- For INT, UNS/SIG, UFIX/SFIX, FLO, ...: The "usual" way
- For BV and SUV/SLV: "Unusual" way

Equality test: Vectors must have same length

Other tests: Rightmost bits of longer vector are discarded; if then the vectors become equal, the longer vector is considered larger

# 1. Operators

c) Comparison operators

#### Examples with UNS:

```
"1111" > "011110" ?
"1100" = "001100" ?
```




# 1. Operators

c) Comparison operators

#### Examples with UNS:

```
"1111" > "011110" false (15 < 30)
"1100" = "001100" true (12 = 12)
```



# 1. Operators

c) Comparison operators

## Examples with UNS:

```
"1111" > "011110" false (15 < 30)
"1100" = "001100" true (12 = 12)
```

#### Examples with SIG:

```
"1000" < "000011" ?
"1100" = "001100" ?
```



# 1. Operators


c) Comparison operators

#### Examples with UNS:

```
"1111" > "011110" false (15 < 30)
"1100" = "001100" true (12 = 12)
```

#### Examples with SIG:

```
"1000" < "000011" true (-8 < 3)
"1100" = "001100" false (-4 < 12)
```



# 1. Operators

c) Comparison operators

#### Examples with UNS:

```
"1111" > "011110" false (15 < 30)
"1100" = "001100" true (12 = 12)
```

#### Examples with SIG:

```
"1000" < "000011" true (-8 < 3)
"1100" = "001100" false (-4 < 12)
```

#### Examples with BV or SUV/SLV:

```
"1000" > "100000" ?
"1111" > "011111" ?
"01000" = "001000" ?
```



# 1. Operators

c) Comparison operators

# Circuit Design with VHDL Volnei A. Pedroni third edition

```
Examples with UNS:
```

```
"1111" > "011110" false (15 < 30)
"1100" = "001100" true (12 = 12)
```

#### Examples with SIG:


```
"1000" < "000011" true (-8 < 3)
"1100" = "001100" false (-4 < 12)
```

#### Examples with BV or SUV/SLV:

```
"1000" > "100000" false (truncation: "1000" < "1000"; so longer vector wins)
"1111" > "011111" true (truncation: "1111" > "0111"; so left vector wins)
"01000" = "001000" false (never equal when sizes are different)
```


# 1. Operators


d) Shift operators



## 1. Operators


## d) Shift operators






# 1. Operators

# d) Shift operators



#### VHDL-2008:

Package	Туре	sll, srl, rol	, ror	sla, sra		
		Left, Right	Outp	Left, Right	Outp	
standard	BV	BV, INT	BV	BV, INT	BV	
	BOV	BOV, INT	BOV	BOV, INT	BOV	
std_logic_1164	SUV	SUV, INT	SUV	_	_	
numeric_std	UNS	UNS, INT	UNS	UNS, INT	UNS	
	SIG	SIG, INT	SIG	SIG, INT	SIG	
fixed_generic_pkg	UFIX	UFIX, INT	UFIX	UFIX, INT	UFIX	
	SFIX	SFIX, INT	SFIX	SFIX, INT	SFIX	




# 1. Operators

d) Shift operators

## Examples:

```
"100011" sll 2 = ?
"100100" sra 3 = ?
"100110" ror -2 = ?
```



# 1. Operators

d) Shift operators

#### Examples:

```
"100011" sll 2 = "001100"
"100100" sra 3 = ?
"100110" ror -2 = ?
```



# 1. Operators

d) Shift operators

#### Examples:

```
"100011" sll 2 = "001100"
"100100" sra 3 = "111100"
"100110" ror -2 = ?
```



# 1. Operators

d) Shift operators

#### Examples:

```
"100011" sll 2 = "001100"
"100100" sra 3 = "111100"
"100110" ror -2 = "011010"
```



# 1. Operators

d) Shift operators

# Circuit Design with VHDL third edition


#### Examples:

```
"100011" sll 2 = "001100"
"100100" sra 3 = "111100"
"100110" ror -2 = "011010"
```

**IMPORTANT**: Shift can be done with the concatenation operator (&):

# 1. Operators

d) Shift operators



```
Examples:
```


```
"100011" sll 2 = "001100"
"100100" sra 3 = "111100"
"100110" ror -2 = "011010"
```

**IMPORTANT**: Shift can be done with the concatenation operator (&):

```
signal x, y, z: std_logic_vector(5 downto 0);
...
y <= x sll 2; → y <= ?
z <= x sra 2; → z <= ?</pre>
```

# 1. Operators

d) Shift operators



```
Examples:
```


```
"100011" sll 2 = "001100"
"100100" sra 3 = "111100"
"100110" ror -2 = "011010"
```

#### **IMPORTANT**: Shift can be done with the concatenation operator (&):

```
signal x, y, z: std_logic_vector(5 downto 0);
...
y <= x sll 2; → y <= x(3 downto 0) & "00";
z <= x sra 2; → z <= x(5) & x(5) & x(5 downto 2);</pre>
```


# 1. Operators

e) Concatenation operator (&)




# 1. Operators


- e) Concatenation operator (&)
  - Review section 7.9.2 and its many examples



# 1. Operators


- e) Concatenation operator (&)
  - Review section 7.9.2 and its many examples





# 1. Operators

- e) Concatenation operator (&)
  - Review section 7.9.2 and its many examples
- f) Condition operator (??)
  - Converts a bit or std\_ulogic/std\_logic value to boolean
  - Can be used implicitly (recommended)



# 1. Operators

- e) Concatenation operator (&)
  - Review section 7.9.2 and its many examples



- Converts a bit or std\_ulogic/std\_logic value to boolean
- Can be used implicitly (recommended)


#### Example:

```
if x='1' then ... --before VHDL 2008
if ?? x then ... --after VHDL 2008, explicit
if x then ... --after VHDL 2008, implicit (recommended)
```



# 1. Operators

- e) Concatenation operator (&)
  - Review section 7.9.2 and its many examples




- f) Condition operator (??)
  - Converts a bit or std\_ulogic/std\_logic value to boolean
  - Can be used implicitly (recommended)

#### Example:

```
if x='1' then ... --before VHDL-2008
if ?? x then ... --after VHDL-2008, explicit
if x then ... --after VHDL-2008, implicit (recommended)
```

#### Another example:

```
y <= x when a='1' and b'=1' and c='0' else '0'; --before VHDL-2008
y <= x when a and b and not c else '0'; --after VHDL-2008, implicit</pre>
```




#### Chapter 9

# **Operators and Attributes**

- 1. Operators
- 2. Overloaded operators
- 3. Attributes
- 4. Synthesis attributes
- 5. Alias


# 2. Overloaded operators



# 2. Overloaded operators

- An operator for which more than one construction exists
- Nearly all predefined operators are overloaded, like the following:

```
function "+" (L, R: integer) return integer;
function "+" (L, R: unsigned) return unsigned;
...
```




# 2. Overloaded operators

- An operator for which more than one construction exists
- Nearly all predefined operators are overloaded, like the following:

```
function "+" (L, R: integer) return integer;
function "+" (L, R: unsigned) return unsigned;
...
```

Example: There is no "+" operator for BIT+INT and INT+BIT. This operator is further overloaded by the functions below.



# 2. Overloaded operators


- An operator for which more than one construction exists
- Nearly all predefined operators are overloaded, like the following:


```
function "+" (L, R: integer) return integer;
function "+" (L, R: unsigned) return unsigned;
...
```

Example: There is no "+" operator for BIT+INT and INT+BIT. This operator is further overloaded by the functions below.

```
function "+" (L: integer; R: bit) return integer is
begin
   if R then return L+1;
   else return L;
   end if;
end function "+";

function "+" (L: bit; R: integer) return integer is
   ...
end function "+";
```







#### Chapter 9

# **Operators and Attributes**


- 1. Operators
- 2. Overloaded operators
- 3. Attributes
- 4. Synthesis attributes
- 5. Alias




- The predefined attributes are divided into four categories:
  - a) Attributes of scalar types
  - b) Attributes of array types and objects
  - c) Attributes of signals
  - d) Attributes of named entities




- The predefined attributes are divided into four categories:
  - a) Attributes of scalar types
  - b) Attributes of array types and objects
  - c) Attributes of signals
  - d) Attributes of named entities
- Some are rarely used or not even implemented in synthesis tools



- The predefined attributes are divided into four categories:
  - a) Attributes of scalar types
  - b) Attributes of array types and objects
  - c) Attributes of signals
  - d) Attributes of named entities
- Some are rarely used or not even implemented in synthesis tools
- Examples for only the truly needed will be shown next (full details are in sec. 9.3)




- The predefined attributes are divided into four categories:
  - a) Attributes of scalar types
  - b) Attributes of array types and objects
  - c) Attributes of signals
  - d) Attributes of named entities
- Some are rarely used or not even implemented in synthesis tools
- Examples for only the truly needed will be shown next (full details are in sec. 9.3)
- These attributes are always preceded by the "tick" symbol (')



#### 3. Attributes

Example of very common attributes for array (or scalar) types

```
signal x: std_logic_vector(M downto N);
x'high → M
x'low → N
x'left → M
x'right → N
x'length → M-N+1
x'range → M downto N
x'reverse_range → N to M
x'ascending → false
```




#### 3. Attributes

Example of very common attributes for array (or scalar) types

```
signal x: std_logic_vector(M downto N);
x'high → M
x'low → N
x'left → M
x'right → N
x'length → M-N+1
x'range → M downto N
x'reverse_range → N to M
x'ascending → false
```

#### Related usage examples:

```
signal x: std_logic_vector(7 downto 0);
for i in x'range loop ... --same as "for i in 7 downto 0 loop ..."
for i in x'low to x'high loop ... --same as "for i in 0 to 7 loop ..."
if x'length /= y'length then ... --comparison of two vector lengths
if x=(x'range => '0') then ... --checks whether x="000...0" (sec. 8.4.2)
```



#### 3. Attributes

Most common attribute for signals:


'event  $\rightarrow$  informs that an event (change of level) has occurred

Also synthesizable, but not really needed:

'stable  $\rightarrow$  informs that no event has occurred

For simulation (chapter 18):


'quiet → useful for detecting glitches




#### 3. Attributes

```
Most common attribute for signals:
<code>'event</code> 
ightarrow <code>informs</code> <code>that</code> an <code>event</code> (<code>change</code> of <code>level</code>) has <code>occurred</code>
Also synthesizable, but not really needed:
\mathsf{'stable} \to \mathsf{informs} that no event has occurred
For simulation (chapter 18):
'quiet → useful for detecting glitches
Related usage examples:
  signal clk: std_logic;
  if clk'event and clk='1' then ... --a rising-edge of clock
  if clk'event and clk='0' then ... --a falling-edge of clock
```

Note: Check functions *rising\_edge* and *falling\_edge* in section 12.2







#### Chapter 9

# **Operators and Attributes**


- 1. Operators
- 2. Overloaded operators
- 3. Attributes
- 4. Synthesis attributes
- 5. Alias



- To communicate with the compiler (overrides its setup)
- Tick not used
- Only some of synthesis attributes are standardized




- To communicate with the compiler (overrides its setup)
- Tick not used
- Only some of synthesis attributes are standardized
- Two examples will be shown here (see others in section 9.5):
  - a) The "state machine encoding" attribute
  - b) The "keep logic" (do not simplify it) attribute



# 4. Synthesis attributes

a) The "state machine encoding" attribute



# 4. Synthesis attributes

- a) The "state machine encoding" attribute
  - In Vivado


Name: *fsm\_encoding* 

Options: "sequential", "one\_hot", "gray", "johnson", "auto" (default)

In Quartus Prime

Name: *syn\_encoding* 

Options: same as above plus "compact" (minimal bits) and user-encoded



# 4. Synthesis attributes


- a) The "state machine encoding" attribute
  - In Vivado

```
Name: fsm_encoding
Options: "sequential", "one_hot", "gray", "johnson", "auto" (default)
Example:
    type state_type is (A, B, C, D, E);
    signal pr_state, nx_state: state_type;
    attribute fsm_encoding: string;
    attribute fsm_encoding of pr_state, nx_state: signal is "one_hot";
```

In Quartus Prime

```
Name: syn_encoding
```

Options: same as above plus "compact" (minimal bits) and user-encoded




# 4. Synthesis attributes

- a) The "state machine encoding" attribute
  - In Vivado

```
Name: fsm_encoding
Options: "sequential", "one_hot", "gray", "johnson", "auto" (default)
Example:
    type state_type is (A, B, C, D, E);
    signal pr_state, nx_state: state_type;
    attribute fsm_encoding: string;
    attribute fsm_encoding of pr_state, nx_state: signal is "one_hot";
```

In Quartus Prime

```
Name: syn_encoding
Options: same as above plus "compact" (minimal bits) and user-encoded
Example:
    type state_type is (A, B, C, D, E);
    signal pr_state, nx_state: state_type;
    attribute syn_encoding: string;
    attribute syn_encoding of state_type: type is "0000 1111 0011 1100 0110";
```




# 4. Synthesis attributes

b) The *keep* attribute




- b) The *keep* attribute
  - Prevents the simplification of combinational logic
  - Syntax is the same in Vivado and Quartus Prime




# 4. Synthesis attributes

- b) The *keep* attribute
  - Prevents the simplification of combinational logic
  - Syntax is the same in Vivado and Quartus Prime

Example: Delay line




Desired circuit



# 4. Synthesis attributes


- b) The *keep* attribute
  - Prevents the simplification of combinational logic
  - Syntax is the same in Vivado and Quartus Prime





Desired circuit

```
architecture with_keep of delay_line is
  signal a, b, c: bit;
  attribute keep: boolean;
  attribute keep of a, b, c: signal is true;
begin
  a <= not x;
  b <= not a;
  c <= not b;
  y <= not c;
end architecture;</pre>
```

- b) The *keep* attribute
  - Prevents the simplification of combinational logic
  - Syntax is the same in Vivado and Quartus Prime








#### Chapter 9


# **Operators and Attributes**

- 1. Operators
- 2. Overloaded operators
- 3. Attributes
- 4. Synthesis attributes






- Provides an alternative name to any named entity (signal, variable, ...)
- Must obey the VHDL naming criteria (chapter 5)
- Usually done in the declarative part of a subprogram or of an architecture



- Provides an alternative name to any named entity (signal, variable, ...)
- Must obey the VHDL naming criteria (chapter 5)
- Usually done in the declarative part of a subprogram or of an architecture
- There are three forms of aliasing:
  - a) Simple object aliasing
  - b) Object aliasing with type modification
  - c) Non-object aliasing
- Cases (a) and (c) are described next; see case (b) in section 9.7




#### 5. Alias

#### Simple object aliasing:

```
alias new_name is original_name;
```

# Non-object aliasing:

```
alias new_name is original_name [signature];
```



#### 5. Alias

#### Simple object aliasing:


```
alias new_name is original_name;
```

#### Example:

```
signal floating_point_input: float32;
alias sign_bit is floating_point_input(8);
alias exponent is floating_point_input(7 downto 0);
alias fraction is floating_point_input(-1 downto -23);
```

#### Non-object aliasing:

```
alias new_name is original_name [signature];
```



#### 5. Alias

#### Simple object aliasing:

```
alias new_name is original_name;
```

#### Example:


```
signal floating_point_input: float32;
alias sign_bit is floating_point_input(8);
alias exponent is floating_point_input(7 downto 0);
alias fraction is floating_point_input(-1 downto -23);
```


#### Non-object aliasing:

```
alias new_name is original_name [signature];
```

#### Example:

```
procedure sort (a, b: in integer; x, y: out integer) is ...
procedure sort (a, b: in unsigned; x, y: out unsigned) is ...
alias sort_int is sort [integer, integer, integer, integer];
alias sort_uns is sort [unsigned, unsigned, unsigned, unsigned];
```





# End of Chapter 9