

Circuit Design with VHDL

3rd Edition *Volnei A. Pedroni*MIT Press, 2020

Slides Chapter 10 (and 11)

Concurrent Code

Revision 1

Book Contents

Part I: Digital Circuits Review


- 1. Review of Combinational Circuits
- 2. Review of Combinational Circuits
- 3. Review of State Machines
- 4. Review of FPGAs

Part II: VHDL

- 5. Introduction to VHDL
- 6. Code Structure and Composition
- 7. Predefined Data Types
- 8. User-Defined Data Types
- 9. Operators and Attributes
- 10. Concurrent Code
- 11. Concurrent Code Practice
- 12. Sequential Code
- 13. Sequential Code Practice
- 14. Packages and Subprograms
- 15. The Case of State Machines
- 16. The Case of State Machines Practice
- 17. Additional Design Examples
- 18. Intr. to Simulation with Testbenches


Appendices

- A. Vivado Tutorial
- **B.** Quartus Prime Tutorial
- C. ModelSim Tutorial
- D. Simulation Analysis and Recommendations
- E. Using Seven-Segment Displays with VHDL
- F. Serial Peripheral Interface
- G. I2C (Inter Integrated Circuits) Interface
- H. Alphanumeric LCD
- I. VGA Video Interface
- J. DVI Video Interface
- K. TMDS Link
- L. Using Phase-Locked Loops with VHDL
- M. List of Enumerated Examples and Exercises



VHDL for Synthesis Slides

	Chapter	Title
	5	Introduction to VHDL
	6	Code Structure and Composition
	7	Predefined Data Types
	8	User-Defined Data Types
	9	Operators and Attributes
	10	Concurrent Code
	11	Concurrent Code – Practice
	12	Sequential Code
	13	Sequential Code – Practice
	14	Packages and Subprograms




Chapters 10-11


Concurrent Code


- 1. Concurrent statements
- 2. Concurrent code
- 3. The *when* statement
- 4. The *select* statement
- 5. The *generate* statement
- 6. Component instantiation statements
- 7. Avoiding multiple assignments to the same signal
- 8. Doing math right with VHDL

1. Concurrent statements



1. Concurrent statements






Chapters 10-11


Concurrent Code

- 1. Concurrent statements
- 2. Concurrent code
- 3. The *when* statement
- 4. The *select* statement
- 5. The *generate* statement
- 6. Component instantiation statements
- 7. Avoiding multiple assignments to the same signal
- 8. Doing math right with VHDL




2. Concurrent code

Appropriate for implementing only combinational circuits




Circuit Design with VHDL

- Appropriate for implementing only combinational circuits
- Fundamental concurrent statements (used outside processes and subprograms):



Circuit Design with VHDL

- Appropriate for implementing only combinational circuits
- Fundamental concurrent statements (used outside processes and subprograms):
 - when
 - select
 - generate
- Fundamental sequential statements (used inside processes and subprograms): (sequential versions of *when* and *select* were introduced in VHDL-2008)



Circuit Design with VHDL


- Appropriate for implementing only combinational circuits
- Fundamental concurrent statements (used outside processes and subprograms):
 - when
 - select
 - generate
- Fundamental sequential statements (used inside processes and subprograms):
 (sequential versions of when and select were introduced in VHDL-2008)
 - if
 - case
 - loop
 - wait
 - when
 - select
- Operators can be used anywhere (inside and outside processes and subprograms)




2. Concurrent code

Next:

- The *when* statement
- The *select* statement
- The *generate* statement
- Component instantiation






Chapters 10-11

Concurrent Code

- 1. Concurrent statements
- 2. Concurrent code
- 3. The *when* statement
- 4. The *select* statement
- 5. The *generate* statement
- 6. Component instantiation statements
- 7. Avoiding multiple assignments to the same signal
- 8. Doing math right with VHDL

3. The when statement





3. The when statement

- Also referred to as conditional statement
- Due to its priority-encoding nature, use it only when there are few conditions to test
- To enter truth tables in general, use select instead
- IMP.: Incomplete in-out coverage is accepted by the compiler, but it will infer latches



3. The when statement

- Also referred to as conditional statement
- Due to its priority-encoding nature, use it only when there are few conditions to test
- To enter truth tables in general, use select instead
- IMP.: Incomplete in-out coverage is accepted by the compiler, but it will infer latches


Syntax:

```
target <= value when condition else
    value when condition else
    value;</pre>
```

```
target <= value when condition else
    value when condition else
    value when condition;</pre>
```

- Ending with else value → Easy to cover all remaining values
- Ending with when condition \rightarrow Clearer (shows all options explicitly, but rarely viable)

3. The when statement



3. The when statement

Circuit Design with Vi-

```
outp <= inp when ena else (others => 'Z'); --tri-state buffer
```

- There is just one condition (signal ena) to test, so when is fine
- It ends in "else value", fine too because if ena is of type SU or SL it is difficult to cover all possibilities

3. The when statement


Circuit Design With VHDL Volnei A. Pedroni third edition

Example:

```
outp <= inp when ena else (others => 'Z'); --tri-state buffer
```

- There is just one condition (signal ena) to test, so when is fine
- It ends in "else value", fine too because if *ena* is of type SU or SL it is difficult to cover all possibilities

- A (rare) example where all conditions can be shown explicitly (sel is an integer, which is unusual)
- But even this small multiplexer is better tailored for *select* than for *when*




Chapters 10-11

Concurrent Code


- 1. Concurrent statements
- 2. Concurrent code
- 3. The *when* statement
- 4. The *select* statement
- 5. The *generate* statement
- 6. Component instantiation statements
- 7. Avoiding multiple assignments to the same signal
- 8. Doing math right with VHDL

4. The *select* statement



4. The *select* statement

- Also referred to as selected statement
- Proper option for entering truth tables in general (in concurrent code)
- Incomplete in-out coverage not accepted by compiler (latch-free circuit)




4. The *select* statement

- Also referred to as selected statement
- Proper option for entering truth tables in general (in concurrent code)
- Incomplete in-out coverage not accepted by compiler (latch-free circuit)


Syntax:

```
with expression select
   target <= value when choice,
       value when choice,
       value when others;</pre>
```


- Ending with value when others → Easy to cover all remaining values
- Ending with value when choice → Clearer (shows all options explicitly, but rarely viable)



4. The *select* statement



4. The *select* statement



```
--Ending in value when others:

with sel select

y <= a when 0,

b when 1,

c when 2,

d when others;

--Ending in value when choice:

with sel select

y <= a when 0,

b when 1,

c when 2,

d when others;

d when 3;
```

- This is the multiplexer of the previous example, where *sel* is an integer (unusual choice)
- Implemented with *select*, which is the right option for straightforward truth tables
- If sel were SUV or SLV (typical choice), the approach on the right would not be viable

4. The *select* statement



• Choice expressions can use *to*, *downto*, | (means *or*), and *others*

Circuit Design with VHDL

4. The *select* statement

Choice expressions can use to, downto, | (means or), and others

4. The *select* statement

Circuit Design

with VHDL

• Equations are allowed in the selection argument:

4. The *select* statement



Equations are allowed in the selection argument:

Circuit Design with VHDL


4. The *select* statement

Equations are allowed in the selection argument:

Example:

4. The *select* statement

The matching *select?* version



4. The *select* statement

The matching *select?* version


- Uses the matching comparison operator ('0'='L', '1'='H', and '-' = any value)
- So it can be used for "don't care" values at the input




4. The select statement

The matching *select?* version

- Uses the matching comparison operator ('0'='L', '1'='H', and '-' = any value)
- So it can be used for "don't care" values at the input




<i>x</i> ₇ <i>x</i> ₀	<i>y</i> ₇ <i>y</i> ₀
1xxxxxxx	10000000
01xxxxxx	01000000
001xxxxx	00100000
0001xxxx	00010000
00001xxx	00001000
000001xx	00000100
0000001x	00000010
0000001	0000001
00000000	00000000




4. The *select* statement


The matching *select?* version

- Uses the matching comparison operator ('0'='L', '1'='H', and '-' = any value)
- So it can be used for "don't care" values at the input



<i>x</i> ₇ <i>x</i> ₀	<i>y</i> ₇ <i>y</i> ₀
1xxxxxxx	10000000
01xxxxxx	01000000
001xxxxx	00100000
0001xxxx	00010000
00001xxx	00001000
000001xx	00000100
0000001x	00000010
0000001	00000001
00000000	00000000





Chapters 10-11

Concurrent Code

- 1. Concurrent statements
- 2. Concurrent code
- 3. The *when* statement
- 4. The *select* statement
- 5. The *generate* statement
- 6. Component instantiation statements
- 7. Avoiding multiple assignments to the same signal
- 8. Doing math right with VHDL

5. The *generate* statement



5. The *generate* statement

• *generate* is used to build loops in concurrent code



5. The *generate* statement

- *generate* is used to build loops in concurrent code
- It has three forms: for-generate, if-generate, case-generate



5. The *generate* statement

Circuit Design with VHDL

- *generate* is used to build loops in concurrent code
- It has three forms: for-generate, if-generate, case-generate
- *for-generate* is by far the most common
- So only that will be seen here (check the others in section 10.4)

5. The *generate* statement

Circuit Design with VHDL

- generate is used to build loops in concurrent code
- It has three forms: for-generate, if-generate, case-generate
- for-generate is by far the most common
- So only that will be seen here (check the others in section 10.4)

for-generate:

```
label: for identifier in generate_range generate
    [generate_declarative_part
begin]
    concurrent_statements
end generate [label];
```

5. The *generate* statement

Example:





5. The *generate* statement

Example:

```
signal a, b, x: std_ulogic_vector(7 downto 0);
...
gen: for i in x'range generate
    x(i) <= a(i) xor b(b'left-i);
end generate;</pre>
```


What's the resulting circuit?



5. The *generate* statement

Example:


```
signal a, b, x: std_ulogic_vector(7 downto 0);
gen: for i in x'range generate
   x(i) <= a(i) xor b(b'left-i);</pre>
end generate;
What's the resulting circuit?
                                      i=2
                                      i=1
```



Chapters 10-11


Concurrent Code

- 1. Concurrent statements
- 2. Concurrent code
- 3. The *when* statement
- 4. The *select* statement
- 5. The *generate* statement
- 6. Component instantiation statements
- 7. Avoiding multiple assignments to the same signal
- 8. Doing math right with VHDL




6. Component instantiation statements


• The circuit to be instantiated is a regular (previous) VHDL design




- The circuit to be instantiated is a regular (previous) VHDL design
- It can be combinational or sequential




- The circuit to be instantiated is a regular (previous) VHDL design
- It can be combinational or sequential
- But the instantiation can only be done in concurrent code



- The circuit to be instantiated is a regular (previous) VHDL design
- It can be combinational or sequential
- But the instantiation can only be done in concurrent code
- The original design is associated to the new design using: port map for the circuit ports
 generic map for generic constants (if there are any)




- The circuit to be instantiated is a regular (previous) VHDL design
- It can be combinational or sequential
- But the instantiation can only be done in concurrent code
- The original design is associated to the new design using: port map for the circuit ports
 generic map for generic constants (if there are any)
- The instantiation can be done in two ways:
 - a) Component instantiation (requires declaration + instantiation)
 - b) Design entity instantiation (direct instantiation)



6. Component instantiation statements

a) Component instantiation



6. Component instantiation statements


a) Component instantiation

Component declaration:

```
component component_name [is]
  [generic (...);]
  port (...);
end component [component_name];
```

Component instantiation:

```
label: [component] component_name
  [generic map (generic_association_list)]
  port map (port_association_list);
```



6. Component instantiation statements

a) Component instantiation

Component declaration:

```
component component_name [is]
  [generic (...);]
  port (...);
end component [component_name];
```

Component instantiation:

```
label: [component] component_name
  [generic map (generic_association_list)]
  port map (port_association_list);
```

Declaration:

- It is a copy of the entity declaration, just with the word entity replaced with component
- A common place for this declaration is the architecture's declarative region



Circuit Design

Volnei A. Pedroni

6. Component instantiation statements

a) Component instantiation

Component declaration:

```
component component_name [is]
  [generic (...);]
  port (...);
end component [component_name];
```

Component instantiation:


```
label: [component] component_name
  [generic map (generic_association_list)]
  port map (port_association_list);
```

Declaration:

- It is a copy of the entity declaration, just with the word *entity* replaced with *component*
- A common place for this declaration is the architecture's declarative region

Instantiation:


- Employs *port map* plus, if necessary, *generic map*
- The associations can be named or positional
- The keyword *open* is used to leave a port unconnected



6. Component instantiation statements

a) Component instantiation

Example:




6. Component instantiation statements


a) Component instantiation

Example:

```
--Component declaration:
component and_gate is
  port (
    a, b: in bit;
    c: out bit);
end component;
```

Original design:





6. Component instantiation statements

a) Component instantiation


Example:

```
--Component declaration:
component and_gate is
  port (
    a, b: in bit;
    c: out bit);
end component;
Original design:


a
b
c
```

```
--Component instantiation with named association:
and2x1: and_gate port map (a => x, b => y, c => z);

--Component instantiation with positional association:
and2x1: and_gate port map (x, y, z);
```



As part of the new design:



6. Component instantiation statements

a) Component instantiation

A more detailed example:

6. Component instantiation statements


Current project: a) Component instantiation entity wall is generic (A more detailed example: WIDTH: positive := 32); port (x, y: in ...; A previous project: z: **out** ...); entity brick is end entity wall; generic (NUM BITS: positive); declaration architecture ... port (component brick is a, b: **in** ...; c: **out** ...); end component; end entity; begin comp: brick generic map (NUM BITS => WIDTH) architecture ... port map $(a \Rightarrow x, b \Rightarrow y, c \Rightarrow z)$; instantiation end architecture; end architecture; (named)

6. Component instantiation statements

Current project: a) Component instantiation entity wall is generic (A more detailed example: WIDTH: positive := 32); port (x, y: in ...; A previous project: z: **out** ...); entity brick is end entity wall; generic (NUM BITS: positive); declaration architecture ... port (component brick is a, b: **in** ...; c: **out** ...); end component; end entity; begin comp: brick generic map (WIDTH) architecture ... port map (x, y, z); instantiation end architecture; end architecture; (positional)

6. Component instantiation statements

b) Design entity instantiation




6. Component instantiation statements

b) Design entity instantiation

Instantiation:


```
label: entity work.entity_name [(architecture_name)]
  [generic map (generic_association_list)]
  port map (port_association_list);
```

Advantage: Declaration not needed



6. Component instantiation statements


b) Design entity instantiation




```
Example:
                  entity wall is
                    generic (
                       WIDTH: positive := 32);
                    port (
                      x, y: in ...;
                      z: out ...);
                  end entity wall;
                  architecture ...
                  begin
                    comp: entity work.brick generic map (NUM BITS => WIDTH)
                           port map (a \Rightarrow x, b \Rightarrow y, c \Rightarrow z);
 instantiation
                  end architecture;
   (named)
```

6. Component instantiation statements

b) Design entity instantiation




```
Example:
                entity wall is
                   generic (
                     WIDTH: positive := 32);
                   port (
                    x, y: in ...;
                    z: out ...);
                end entity wall;
                architecture ...
                begin
                   comp: entity work.brick generic map (NUM_BITS)
                         port map (x, y, z);
 instantiation
                end architecture;
  (positional)
```



We close this chapter with two very special cases:

- 1) How to avoid assigning a value to a signal more than once
- 2) How to do math properly with VHDL




Chapters 10-11

Concurrent Code

- 1. Concurrent statements
- 2. Concurrent code
- 3. The when statement
- 4. The *select* statement
- 5. The *generate* statement
- 6. Component instantiation statements
- 7. Avoiding multiple assignments to the same signal
- 8. Doing math right with VHDL


7. Avoiding multiple assignments to the same signal



7. Avoiding multiple assignments to the same signal

• Why can't we do this (outside a process)?

```
y <= 0;
...
y <= x + 1;
```




7. Avoiding multiple assignments to the same signal

• Why can't we do this (outside a process)?

```
y <= 0;
...
y <= x + 1;
```

 Because it is a concurrent code, so any order of the statements should produce the same result



7. Avoiding multiple assignments to the same signal

• Why can't we do this (outside a process)?


```
y <= 0;
...
y <= x + 1;
```

- Because it is a concurrent code, so any order of the statements should produce the same result
- Proposed solution:

```
1) Create an internal signal with extra dimension:
```

```
Scalar \rightarrow 1D
1D \rightarrow 1D×1D or 2D
1D×1D \rightarrow 1D×1D×1D or 3D, etc.
```


- 2) Compute the values for this signal
- 3) Pass its last value to the output signal




7. Avoiding multiple assignments to the same signal

Example:

Chain-type parity detector (sec. 1.4.3)




Note: Assume that there is no
unary xor operator (y <= xor x;)</pre>



7. Avoiding multiple assignments to the same signal

Example:

Chain-type parity detector (sec. 1.4.3)



Note: Assume that there is no unary xor operator (y <= xor x;)

Solution 1:

```
architecture a1 of parity_detector is
begin
  y <= x(0);
  gen: for i in 1 to N-1 generate
    y \le y \times xor \times (i);
  end generate;
end architecture;
```

How many assignments to signal y?

Circuit Design

Volnei A. Pedroni

with VHDL


third edition

7. Avoiding multiple assignments to the same signal

Example:

Chain-type parity detector (sec. 1.4.3)

Solution 1:



Note: Assume that there is no unary xor operator (y <= xor x;)

```
architecture a1 of parity_detector is
begin
  y <= x(0);
  gen: for i in 1 to N-1 generate
    y \ll y \times xor \times (i);
  end generate;
end architecture;
```

How many assignments to signal y? N

Circuit Design

Volnei A. Pedroni


with VHDL

third edition


7. Avoiding multiple assignments to the same signal

Example:

Chain-type parity detector (sec. 1.4.3)




Solution 2:



7. Avoiding multiple assignments to the same signal

Example:


Chain-type parity detector (sec. 1.4.3)



Solution 2:

```
architecture a2 of parity_detector is
  signal t: bit_vector(N-1 downto 0);
begin
  t(0) <= x(0);
  gen: for i in 1 to N-1 generate
     t(i) <= t(i-1) xor x(i);
  end generate;
  y <= t(n-1);
end architecture;</pre>
```


How many assignments to signal y?



7. Avoiding multiple assignments to the same signal

Example:


Chain-type parity detector (sec. 1.4.3)




Solution 2:

```
architecture a2 of parity_detector is
  signal t: bit_vector(N-1 downto 0);
begin
  t(0) <= x(0);
  gen: for i in 1 to N-1 generate
     t(i) <= t(i-1) xor x(i);
  end generate;
  y <= t(n-1);
end architecture;</pre>
```

How many assignments to signal y? 1






Chapters 10-11

Concurrent Code


- 1. Concurrent statements
- 2. Concurrent code
- 3. The *when* statement
- 4. The *select* statement
- 5. The *generate* statement
- 6. Component instantiation statements
- 7. Avoiding multiple assignments to the same signal
- 8. Doing math right with VHDL

8. Doing math right with VHDL




8. Doing math right with VHDL

- Integer arithmetic
- Floating-point arithmetic
- Carry bit versus overflow flag
- Extension, truncation, rounding, and saturation




8. Doing math right with VHDL

- Integer arithmetic
- Floating-point arithmetic
- Carry bit versus overflow flag
- Extension, truncation, rounding, and saturation
- Consider the following as the "arithmetic" types:
 - For integers: unsigned, signed
 - For fixed-point: ufixed, sfixed
 - For floating-point: float, float32, float64, float128




8. Doing math right with VHDL

- Integer arithmetic
- Floating-point arithmetic
- Carry bit versus overflow flag
- Extension, truncation, rounding, and saturation
- Consider the following as the "arithmetic" types:
 - For integers: unsigned, signed
 - For fixed-point: ufixed, sfixed
 - For floating-point: float, float32, float64, float128
- Do not use type integer to do math




8. Doing math right with VHDL

- Integer arithmetic
- Floating-point arithmetic
- Carry bit versus overflow flag
- Extension, truncation, rounding, and saturation
- Consider the following as the "arithmetic" types:
 - For integers: unsigned, signed
 - For fixed-point: ufixed, sfixed
 - For floating-point: float, float32, float64, float128
- Do not use type integer to do math
- Avoid floating-point whenever possible (a lot of hardware, lower speed, extra power)




8. Doing math right with VHDL

- Integer arithmetic
- Floating-point arithmetic
- Carry bit versus overflow flag
- Extension, truncation, rounding, and saturation
- Consider the following as the "arithmetic" types:
 - For integers: unsigned, signed
 - For fixed-point: ufixed, sfixed
 - For floating-point: float, float32, float64, float128
- Do not use type integer to do math
- Avoid floating-point whenever possible (a lot of hardware, lower speed, extra power)
- As default, use standard-logic types for the circuit ports



8. Doing math right with VHDL

Example:



8. Doing math right with VHDL

```
cin
Example:
                                                         a(N-1:0)
    library ieee;
                                                         b(N-1:0) =
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity adder_signed is
       generic (
          NUM BITS: integer := 4);
       port (
          a, b: in std_logic_vector(NUM_BITS-1 downto 0);
10
          cin: in std_logic;
11
          sum: out std_logic_vector(NUM_BITS-1 downto 0);
12
13
          sumMSB, cout, oflow: out std_logic);
14
    end entity;
15
```

·cout

oflow

-sum(N)

−sum(N–1:0)

Signed

adder

8. Doing math right with VHDL


```
cin
Example:
                                                                      Signed
                                                           a(N-1:0)
                                                                       adder
16
    architecture suggested of adder_signed is
                                                           b(N-1:0) —
17
       signal sum sig: signed(NUM BITS downto 0);
18
    begin
19
       --Sign-extension, conversion to signed, and addition:
20
       sum_sig <= signed(a(NUM_BITS-1) & a) + signed(b) + cin;</pre>
21
       --sum sig <= resize(signed(a), NUM BITS+1) + signed(b) + cin;
22
23
24
       --Conversion to std_logic_vector and final operations:
25
       sum <= std_logic_vector(sum_sig(NUM_BITS-1 downto 0));</pre>
26
       sumMSB <= sum_sig(NUM_BITS);</pre>
27
       cout <= a(NUM_BITS-1) xor b(NUM_BITS-1) xor sumMSB;</pre>
       oflow <= sum_sig(NUM_BITS) xor sum_sig(NUM_BITS-1);
28
29
30
    end architecture;
31
```

cout

oflow

-sum(N)

−sum(N–1:0)



End of Chapter 10 (and 11)