

DSD Final Checkpoint Scores

1. Baseline

(1) Area: (um²)

截圖:

```
Combinational area:      221357.932724
Buf/Inv area:            34873.083013
Noncombinational area:   178868.619936
Macro/Black Box area:    0.000000
Net Interconnect area:   3749825.752380

Total cell area:         400226.552660
Total area:              4150052.305040
```

(2) Total Simulation Time of given noHazard testbench: (ns)

截圖:

```
[INFO]: Testing with pattern <noHazard>
-----

START!!! Simulation Start .....

-----

=====
Reset ...
=====
sh: ../00_TESTBED/info/success: Permission denied
=====

\\(^o^)/ CONGRATULATIONS!! The simulation result is PASS!!!

=====
$finish called from file "../00_TESTBED/testbench/Final_tb.v", line 247.
$finish at simulation time 1407896
```

(3) Total Simulation Time of given hasHazard testbench: (ns)

截圖:

```
[INFO]: Testing with pattern <hasHazard>
-----

START!!! Simulation Start .....

-----

=====
Reset ...
=====
sh: ../00_TESTBED/info/success: Permission denied
=====

\\(^o^)/ CONGRATULATIONS!! The simulation result is PASS!!!

=====
$finish called from file "../00_TESTBED/testbench/Final_tb.v", line 247.
$finish at simulation time 7038896
```

(4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): (ns)
3ns