

Computer-Aided VLSI System Design

Homework 2: Simple MIPS CPU

TA: 周子皓 r11943133@ntu.edu.tw **Due Tuesday, Apr. 4, 13:59**

TA: 蔡宇軒 f07943171@ntu.edu.tw

Data Preparation

- Decompress 1112_hw2.tar with following command

```
tar -xvf 1112_hw2.tar
```


Folder	File	Description
00_TESTBED	inst_mem.vp	Module of instruction memory (protected)
	data_mem.vp	Module of data memory (protected)
	define.v	File of definition
	testbed_temp.v	Testbench template
00_TESTBED/ PATTERN/p*	inst.dat	Pattern of instruction in binary format
	inst_assemble.dat	Corresponding assembly code of the instruction pattern
	data.dat	Pattern of final data in data memory
	status.dat	Pattern of corresponding status
01_RTL	core.v	Your design
	rtl.f	File list
	01_run	NCVerilog command
	99_clean_up	Command to clean temporary data

Introduction


Central Processing Unit (CPU) is the important core in the computer system. In this homework, you are asked to design a simple MIPS CPU, which contains the basic module of program counter, ALU and register files. The instruction set of the simple CPU is similar to MIPS structure. Since the files of testbench (testbed.v, inst_mem.v, data_mem.v) are protected, you also need to design the testbench to test your design.

Instruction set

```
addi $7 $3 4
sub  $7 $7 $5
sw   $7 $4 8
bne  $3 $5 12
lw   $6 $0 8
add  $7 $6 $2
sw   $7 $4 8
eof
```



Block Diagram



Specifications

1. Top module name: core
2. Input/output description:

Signal Name	I/O	Width	Simple Description
i_clk	I	1	Clock signal in the system.
i_rst_n	I	1	Active low asynchronous reset.
o_i_addr	O	32	Address from program counter (PC)
i_i_inst	I	32	Instruction from instruction memory
o_d_we	O	1	Write enable of data memory Set low for reading mode, and high for writing mode
o_d_addr	O	32	Address for data memory
o_d_wdata	O	32	Unsigned data input to data memory


i_d_rdata	I	32	Unsigned data output from data memory
o_status	O	2	Status of core processing to each instruction
o_status_valid	O	1	Set high if ready to output status

- All outputs should be synchronized at clock **rising** edge.
- You should set all your outputs and register file to be zero when i_rst_n is **low**. Active low asynchronous reset is used.
- Instruction memory and data memory are provided. All values in memory are reset to be zero.
- You should create **32 unsigned 32-bit registers** in register file.
- After outputting o_i_addr to instruction memory, the core can receive the corresponding i_i_inst at the next rising edge of the clock.
- To load data from the data memory, set o_d_we to **0** and o_d_addr to relative address value. i_d_rdata can be received at the next rising edge of the clock.
- To save data to the data memory, set o_d_we to **1**, o_d_addr to relative address value, and o_d_wdata to the written data.
- Your o_status_valid should be turned to **high** for only **one cycle** for every o_status.
- The testbench will get your output at negative clock edge to check the o_status if your o_status_valid is **high**.
- When you set o_status_valid to **high** and o_status to **3**, stop processing. The testbench will check your data memory value with golden data.
- If overflow happened, stop processing and raise o_status_valid to **high** and set o_status to **2**. The testbench will check your data memory value with golden data.
- Less than 1024** instructions are provided for each pattern.
- The whole processing time can't exceed **120000** cycles.

Design Description


- Program counter is used to control the address of instruction memory.

$\$pc = \$pc + 4$ for every instruction (except **beq**, **bne**, **blt**, **bge**, **bltu**, **bgeu**)




2. Register file contains 32 unsigned 32-bit registers for operation.
3. Instruction mapping


a. R-type



b. I-type



c. EOF



4. The followings are the instructions you need to design for this homework:

Operation	Assemble	Opcode	Type	Meaning	Note
Add	add	6'd0	R	$\$s1 = \$s2 + \$s3$	Signed Operation
Subtract	sub	6'd1	R	$\$s1 = \$s2 - \$s3$	Signed Operation
Add unsigned	addu	6'd2	R	$\$s1 = \$s2 + \$s3$	Unsigned Operation
Subtract unsigned	subu	6'd3	R	$\$s1 = \$s2 - \$s3$	Unsigned Operation
Add immediate	addi	6'd4	I	$\$s1 = \$s2 + im$	Signed Operation
Load word	lw	6'd5	I	$\$s1 = Mem[\$s2 + im]$	Signed Operation
Store word	sw	6'd6	I	$Mem[\$s2 + im] = \$s1$	Signed Operation
AND	and	6'd7	R	$\$s1 = \$s2 \& \$s3$	Bit-wise
OR	or	6'd8	R	$\$s1 = \$s2 \$s3$	Bit-wise
XOR	xor	6'd9	R	$\$s1 = \$s2 \wedge \$s3$	Bit-wise
Branch on equal	beq	6'd10	I	if($\$s1 == \$s2$), $\$pc = \$pc + im$; else, $\$pc = \$pc + 4$	PC-relative Unsigned Operation
Branch on not equal	bne	6'd11	I	if($\$s1 \neq \$s2$), $\$pc = \$pc + im$; else, $\$pc = \$pc + 4$	PC-relative Unsigned Operation

Set on less than	slt	6'd12	R	if(\$s2<\$s3), \$s1 = 1; else, \$s1 = 0	Signed Operation
Shift left logical	sll	6'd13	R	\$s1 = \$s2 << \$s3	Unsigned Operation
Shift right logical	srl	6'd14	R	\$s1 = \$s2 >> \$s3	Unsigned Operation
Branch to less than	blt	6'd15	I	if(\$s1<\$s2), \$pc = \$pc + im; else, \$pc = \$pc + 4	PC-relative Signed Operation
Branch to greater or equal	bge	6'd16	I	if(\$s1>=\$s2), \$pc = \$pc + im; else, \$pc = \$pc + 4	PC-relative Signed Operation
Branch to less than unsigned	bltu	6'd17	I	if(\$s1<\$s2), \$pc = \$pc + im; else, \$pc = \$pc + 4	PC-relative Unsigned Operation
Branch to greater or equal unsigned	bgeu	6'd18	I	if(\$s1>=\$s2), \$pc = \$pc + im; else, \$pc = \$pc + 4	PC-relative Unsigned Operation
End of File	eof	6'd19	EOF	Stop processing	Last instruction in the pattern

Note: The notation of **im** in I-type instruction is **2's complement**.

Note: Signed operations indicates that the data in register file are expressed in **2's complement**.

5. Interface of instruction memory (size: 1024×32 bit)
 - i_addr[11:2] for address mapping in instruction memory

```
module inst_mem (
    input          i_clk,    // 1-bit
    input          i_rst_n,  // 1-bit
    input [ 31 : 0 ] i_addr,  // 32-bit
    output [ 31 : 0 ] o_inst  // 32-bit
);
```

6. Interface of data memory (size: 64×32 bit)
 - i_addr[7:2] for address mapping in data memory
 - To fetch data of data memory in your testbench, use following instance name

```
u_data_mem.mem_r[i]
```

```

module data_mem (
    input          i_clk,
    input          i_rst_n,
    input          i_we,
    input [ 31 : 0 ] i_addr,
    input [ 31 : 0 ] i_wdata,
    output [ 31 : 0 ] o_rdata
);

```

7. Overflow may be happened.

- **Situation1**: Overflow happened at arithmetic instructions (add, sub, addu, subu, addi)
- **Situation2**: If output address is mapped to unknown address in data/instruction memory. (Do not consider the case if instruction address is beyond eof, but the address mapping is in the size of instruction memory)

8. 4 statuses of o_status


o_status[1:0]	Definition
2'd0	R_TYPE_SUCCESS
2'd1	I_TYPE_SUCCESS
2'd2	MIPS_OVERFLOW
2'd3	MIPS_END



9. Last instruction would be eof for every pattern.

10. There is no unknown opcode in the pattern.


Sample Waveform

1. Status check







2. Read instruction from instruction memory



3. Load data from data memory



4. Save data to data memory



Testbed

1. Things to add in your testbench
 - Clock
 - Reset
 - Waveform file (.fsdb)
 - Function test
 - ...

Submission

2. Create a folder named **studentID_hw2**, and put all below files into the folder
 - **rtl.f** (your file list)
 - **core.v**
 - **all other design files** in your file list (optional)

Note: Use **lower case** for the letter in your student ID. (Ex. r11943133_hw2)
3. Compress the folder **studentID_hw2** in a **tar file** named **studentID_hw2_vk.tar** (**k is the number of version, k=1,2,...**)

```
tar -cvf studentID_hw2_vk.tar studentID_hw2
```

TA will only check the last version of your homework.

Note: Use **lower case** for the letter in your student ID. (Ex. r11943133_hw2_v1)

4. Submit to NTU Cool

Grading Policy

1. TA will run your code with following format of command. Make sure to run this command with no error message.

```
ncverilog -f rtl.f +define+p0 +access+rw
```

2. Pass the patterns to get full score.
 - Provided pattern: **80%** (patterns: p0, p1)
 - **40%** for each pattern (data in data memory: **20%**, status check: **20%**)
 - **Don't implement the answers in your design directly!**
 - Hidden pattern: **20%** (20 patterns in total)
 - **1%** for each pattern (data & status both correct)
3. Delay submission
 - **No delay submission is allowed**
 - Lose **3 point** for any wrong naming rule. Don't compress all homework folder.

Hint

1. Design your FSM with following states

- Idle
- Instruction Fetching
- Instruction decoding
- ALU computing/ Load data
- Data write-back
- Next PC generation
- Process end