## **DSD Final Project Scores**

## 1. BrPred

(1) Total execution cycles of given I mem BrPred:

Total execution cycles = 415

(2) Total execution cycles of given I mem hasHazard:

Total execution cycles = 2296

(3) Synthesis area of BPU (Total area of BrPred minus baseline design, two design clock cycle need to be same): (um<sup>2</sup>)

```
Number of ports:
Number of nets:
Number of cells:
Number of combinational cells:
Number of sequential cells:
Number of macros/black boxes:
Number of buf/inv:
Number of references:
Combinational area:
                                        118001.548464
                                        16471.569382
111794.160210
Buf/Inv area:
Noncombinational area:
Macro/Black Box area:
Net Interconnect area:
                                       0.000000
2279118.257294
                                      229795.708674
2508913.965968
Total cell area:
Total area:
```

Synthesis area of BPU =  $229796 - 226678 = 3118 \text{ um}^2$ 

## 2. Compressed instructions

(1) Area (Total area of compressed design minus baseline design, two design clock cycle need to be same): (um<sup>2</sup>)

```
      Number of ports:
      2926

      Number of nets:
      20016

      Number of cells:
      17087

      Number of combinational cells:
      12734

      Number of sequential cells:
      4059

      Number of macros/black boxes:
      0

      Number of buf/inv:
      2388

      Number of references:
      61

      Combinational area:
      124015.437415

      Buf/Inv area:
      18415.092663

      Noncombinational area:
      104717.699512

      Macro/Black Box area:
      0.000000

      Net Interconnect area:
      2330405.253448

      Total cell area:
      228733.136928

      Total area:
      2559138.390376
```

Total area =  $228733 - 221961 = 6772 \text{ um}^2$ 

(2) Total Simulation Time of given I\_mem\_compression: (ns)

- (3) Area\*Total Simulation Time: (um<sup>2</sup> \* ns) 1.05E+9
- (4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): (ns) 10ns

## 3. Q sort

(1) Area: (um<sup>2</sup>)

截圖:

截圖:

```
        Number of ports:
        2926

        Number of nets:
        22169

        Number of cells:
        19484

        Number of combinational cells:
        15141

        Number of sequential cells:
        4059

        Number of macros/black boxes:
        0

        Number of buf/inv:
        3597

        Number of references:
        105

        Combinational area:
        177252.690509

        Buf/Inv area:
        34056.633681

        Noncombinational area:
        107088.967476

        Macro/Black Box area:
        0.000000

        Net Interconnect area:
        2408385.645477

        Total cell area:
        284341.657984

        Total area:
        2692727.303462
```

(2) Best Total Simulation Time : (ns)

(either using compressed or uncompressed instructions)

```
START!!! Simulation Start .....
                            ----- Simulation FINISH !!----
             \(^o^)/ CONGRATULATIONS!! The simulation result is PASS!!!
$finish called from file "Final_tb.v", line 144.
$finish at simulation time 437225750
VCS Simulation Report
Time: 437225750 ps
```

Compressed instructions

(3) Area\*Total Simulation Time: (um<sup>2</sup> \* ns)

1.24E+11

(4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): (ns) 2.9ns