

UDS710+UDX710 Thermal Design Guide

2020.2.5

Change History

Version	Date	Change content	
V1.0	2020.2.5	First Version	

Contents

1

Overview

2

Thermal control architecture

3

PCB thermal design notes

4

Mechanical thermal design notes

5

Thermal test notes

6

TIM application notes

Overview

Main heat source showed as below,

- BB—UDS710
- Modem—UDX710
- PMIC—UMP510G5
- Modem PMIC—UMP510G5
- Charge IC
- 4G/3G/2G PA
- NR PA
- Transceiver—UMT710 , UMT710L
- WCN—UMW2651
- LCD backlight
- Camera flashlight


Thermal control architecture

- Thermal sensors
- Thermal management architecture

Unisoc Confidential For hiar


Thermal sensors

Thermal Sensor	Description	Range	Precision
CPU sensor	In BB	-40~125°C	+/- 2.5C @ 0~100C, or else +/- 5C
GPU Sensor	In BB	-40~125°C	
Board Sensor	NTC on PCB middle area	-40~125°C	±5°C
PA sensor	NTC near PA	-40~125°C	±5°C
Charge sensor	NTC near charge IC	-40~125°C	±5°C




Thermal Sensors Placement - 1

- Strongly recommend **Five thermal sensors(NTC)** on the board, the first two is applied to monitor the board temperature of AP and CP part, the third one to monitor the Charger IC and the last two to monitor the 234G PA and NR PA.



234G PA NTC

CP Board NTC




AP Board NTC

Charger NTC

NR PA NTC

Thermal Sensors Placement - 2



PMIC:


ADC11	R14	BOARD_TEMP_ADC_AP_
ADC12	U15	BOARD_TEMP_ADC_CP_
ADC13	U16	BOARD_ID_ADC
ADC14	T14	RF_TEMP_ADC_234G
ADC16	T15	CHARGE_TEMP_ADC

Modem PMIC:

ADC11	R14	
ADC12	U15	
ADC13	U16	
ADC14	T14	
ADC16	T15	BOARD_TEMP_ADC_NR_RF

- Shall strictly follow the NTC placement rules and ADC channel connect rules shown as above.
- The **AP Board sensor** is critical to the thermal management software algorithm, **removing is prohibited**. It shall be placed on the opposite side of BB and PMU.
- The **CP Board sensor** is recommended to be placed on between modem and modem PMIC. It shall be placed on the opposite side of modem.
- For the fast charging(>10W) or linear charging (<0.7A), the **CHG sensor** shall be placed within 1.5mm of CHG IC. For the switch charging(≥0.7A), the **CHG sensor** is recommended to be placed within 1.5mm of the switching IC to control the charging current precisely.
- The **PA sensors** monitors PAs temperature when PA power back-off is expected to be triggered. It shall be placed within 1.5mm of the PA. If there is no need to conduct modem thermal mitigation, **the RF sensors(PA NTC)** may be unpopulated.


Thermal Control architecture




- IPA - Intelligent power allocation
 - IPA thermal control CPU & GPU
- FW - Framework
 - FW thermal control cooling devices in different scenarios

- Recommended placement
- Placement consideration
- Routing consideration
- Stack up consideration
- AP consideration
- CP consideration
- PA consideration
- PMIC and transceiver consideration
- Sensor consideration
- TCXO consideration

Recommended placement




- Placement consideration



Not recommend
Case1: Heat sources placed side by side

Not recommend
Case2: Heat sensitive component (TCXO) placed too close to the heat source (PA / transceiver)



- PCB smaller than 2500mm^2 would have extreme high thermal risk. 3000mm^2 or larger is recommended to avoid high thermal risk.
- Heat source should keep away from board edge by 3mm at least.
- Heat source should keep away from each other by 5mm at least.


- Routing consideration

- It is recommended to design buried via holes instead of blind via holes, with 0.25mm via diameter and 1/2 OZ plating thickness.

Buried Via:



Through via stagger via



Through via Stack via

Blind Via:



Micro via hole Solid via hole stagger via hole Stack via hole Skip via hole Step via hole


PCB Stackup - 2 : 12HDI-4 (4+4+4)

- The adjacent layer to power plane or traces must be a complete GND plane, that can reduce the effective inductance of PDN. The recommended stack-up is :


Layers Stack Up		Board thickness : 0.82mm +/- 0.1mm(Including Plating+S/M)							
Type	Drill Structure	Material	Permittivity	Loss tangent	Thickness after Process		Ref. layer	(50ohms +/-10%)	(90ohms +/-10%)
GT P/N:					(mil)	(mm)		Line Width (um)	Line Width/ Spacing (um)
Top		Cu			0.71	0.018			
		pp	3.4	0.009	0.94	0.024	L2	86	83/92
L2		Cu			1.93	0.049			
		pp	3.4	0.009	0.75	0.019			
L3		Cu			1.93	0.049	L2/L4	50	50/100
		pp	3.4	0.009	0.75	0.019			
L4		Cu			1.93	0.049			
		pp	3.4	0.009	0.75	0.019			
L5		Cu			1.89	0.048	L4/L6	50	51/99
		pp	3.4	0.009	0.87	0.022			
L6		Cu			2.28	0.058			
		core	3.6	0.008	0.87	0.022			
L7		Cu			1.89	0.048			
		pp	3.4	0.009	0.75	0.019	L7/L9	50	52/98
L8		Cu			1.93	0.049			
		pp	3.4	0.009	0.75	0.019			
L9		Cu			1.93	0.049			
		pp	3.4	0.009	0.75	0.019			
L10		Cu			1.93	0.049	L9/L11	50	50/100
		pp	3.4	0.009	0.94	0.024			
L11		Cu			0.71	0.018			
		pp	3.4	0.009	1.93	0.049			
Bottom		Cu			0.94	0.024	L11	88	85/90
					0.71	0.018			
Total :					32.52	0.826			

- UMS710 placement only supports the double sides. The minimum PCB stackup is 12HDI-4.
- GND, top and bottom layer thickness are no less than 0.5oz after planting.
- 2 GND layers at least.
- Suggest bottom or bottom-1 layer is GND


- BB consideration



Via through L1~L5




Via through L5~L8




Via through L8~L12

- Blind via through L1~L5 no less than 450 pcs.
- Buried vias through L5~L8 no less than 140 pcs.
- Blind via through L8~L12 no less than 350 pcs.
- Blind and buried vias should be well-distributed.
- Connect GND pad with trace narrower than pad size.


- Modem consideration



Via through L1~L5




Via through L5~L8




Via through L8~L12

- Blind via through L1~L5 no less than 450 pcs.
- Buried vias through L5~L8 no less than 140 pcs.
- Blind via through L8~L12 no less than 350 pcs.
- Blind and buried vias should be well-distributed.
- Connect GND pad with trace narrower than pad size.

- PA consideration




L1~L5




L5~L8

- Blind vias through L1~L3 no less than 65pcs.
- Buried vias through L3~L8 no less than 35pcs.



L1~L5




L5~L8

- Blind vias through L1~L3 no less than 75pcs.
- Buried vias through L3~L8 no less than 40pcs.


* **The vias should be well-distributed.**

- PMIC and transceiver consideration

UMP510G5




L1~L5




L5~L8

- L1~L3 blind vias no less than 80 pcs.
- L3~L8 buried vias no less than 32 pcs.

UMT710/UMT710L



L1~L5



L5~L8



- L1~L3 blind vias no less than 60 pcs.
- L3~L8 buried vias no less than 37 pcs.

* The vias should be well-distributed.

PCB thermal design notes

WCN TCXO Placement:



1. TCXO shall be placed first inside the shielding case, Keep $\geq 1\text{mm}$ away from the PCB edge. Don't refer to the PCB Main GND.
2. Keep the TCXO $\geq 4\text{mm}$ away from the WCN at least. Keep the TCXO away from the PCIe port and GNSS & WiFi/BT port of the WCN chip.
3. keep the TCXO $\geq 15\text{mm}$ away from the heat sources on the same side(i.e., PA, BB and Charger).
4. keep the TCXO $\geq 10\text{mm}$ away from the heat sources that on the opposite side (i.e., PA, BB and Charger). Don't place any heat sources(PMU etc.) directly on the opposite side of TCXO.
5. keep out all TCXO components $\geq 0.25\text{mm}$ away from the surrounding metal.
6. TCXO PCB footprint with 4 pads is better than that with 6 pads for thermal isolation consideration.



PCB thermal design notes


Main PMU TCXO Placement and layout guidelines:

1. The main PMU TCXO only provides the system clock, rather than the GNSS clock.
2. Keep the TCXO $\geq 2.5\text{mm}$ away from the main PMU at least. Keep the TCXO away from the DC/DC ports of the PMU chip.
3. Except for the No.1 and No.2, all other placement and layout guidelines shall strictly follow the guidelines of the WCN TCXO placement and layout.



- Total thermal solution
- Graphite sheet and heat pipe
- Camera consideration
- Fingerprint module consideration
- Shielding can consideration
- Mechanical consideration

- Total thermal solution



- Suggest to add metal frame between LCM and PCB.
- Suggest to add heat pipe on metal frame. Q_{max} should be better than 4.5W.
- TIM must be applied between UDX710/UDS710 and heat pipe, K should be better than 3w/mk.
- TIM must be applied between PMIC and shielding can, K should be better than 3w/mk.
- Consider to attach graphite sheet on back cover to cool down heat spot, K in x-y should be better than 1500 w/mk.
- Strongly suggest to place LCM LED and PCB on opposite position.

Mechanical thermal design notes



Graphite sheet thermal conductivity $>1500\text{W/m.k}$

Heat Pipe size $115*8*0.37\text{mm}$,
soldering to Al-Mg frame

Mechanical thermal design notes

12*12*1mm



TIM for UDX710



Thermal conductivity
>3W/m.k

7.7*7.7*0.7mm



TIM for UMP510G


12*12*1mm



TIM for UDS710

- Camera consideration

Unisoc Confidential For hiar




- Suggest to surround camera with copper foil, and attach it to metal frame with thermal pad.
- Suggest to use high efficiency LED as flash light and LCD backlight ,30% is preferred.

Thermal design notes

- Fingerprint module consideration





Unisoc Confidential For hiar



- Suggest to mount fingerprint module to back cover, and connect to PCB by S sharp FPC, it could prevent heat spread to back cover.
- Do not mount fingerprint module to PCB directly.

- Recommended test equipment
- Recommended test procedure
- Thermal debug procedure
- Thermal debug tool

- Recommended test equipment

Test Equipment	Model	Figure	Function
Thermal chamber	BINDER KB-115-E3.1		Keep specified temperature
Infrared camera	FLIR T420		Identify hot spot
Data logger	YOKOGAWA GP10		Get accurate temperature curve
Thermal couple	Omega TT-K-36-SLE		Attach to hot spot and connect to data logger

Thermal Test notes


- Recommended test procedure



1.Run specified scenario by 30 min




2.Take IR photo to get surface temperature



3.Identify hot spot to attach thermal couple




4.Connect thermal couple to data logger



6.Log temperature curve changed with time


5.Put test phone into chamber and Keep specified temperature and still airflow

- Thermal debug procedure






- Thermal debug tool

Unisoc Confidential For hiar



- TIM introduction
- TIM in Consumer Electronics
- Properties of TIM
- Thermal pad introduction
- Graphite sheet introduction
- Graphite sheet application examples
- Graphite sheet application notes
- Nano Silica Balloon Insulator
- Heat Pipe

- TIM introduction



- Overheating is the most critical issue in the computer industry. It limits further miniaturization, power, performance and reliability.
- Various interfaces exist between high power, heat generating components and heat sinks.
- Sometimes, there will be only a small contact area between the two surfaces at this interface (sometimes as low as 3%), due to the micro-scale surface roughness. The surface irregularity is the primary cause of thermal contact resistance.
- Thermal interface materials are required to enhance the contact between the surfaces, and decrease thermal interfacial resistance.

- Properties of TIM

Property	Tapes	Liquid Adhesives	Greases	Gels and Pastes	Elastomeric Pads	Phase Change Materials	Graphite
Bulk Thermal Conductivity	Yellow	Yellow	Green	Light Green	Green	Light Green	Green
Low Interfacial Resistance	Red	Green	Light Green	Light Green	Yellow	Green	Yellow
Low Bond Line Thickness	Yellow	Light Green	Red	Light Green	Red	Green	Green
Application Precision	Green	Red	Red	Red	Green	Green	Light Green
Ease of Manufacture	Light Green	Yellow	Red	Yellow	Light Green	Light Green	Light Green
Longevity	Yellow	Yellow	Red	Yellow	Yellow	Yellow	Green
Reworkability	Red	Light Green	Light Green	Light Green	Green	Green	Red
Stress Relief	Yellow	Yellow	Red	Green	Light Green	Light Green	Yellow
Low cost	Light Green	Light Green	Green	Light Green	Light Green	Yellow	Yellow



Excellent



Good




Moderate



Poor

- Thermal pad introduction

Thermal Pads
die cut to a
precise shape,
ready for
assembly.



Advantages


- Clean and easy to handle
- Can be die-cut in the precise shape needed for the application
- Simplifies assembly
- High conductivity
- High dielectric strength
- Gap Filling
- Naturally Tacky
- Soft/Outstanding compression performance

Disadvantages


- To work effectively, thermal pads may require high clamping pressure

- Graphite sheet introduction

PGS (Pyrolytic Graphite Sheet) is a thermal interface material which is very thin, synthetically made, has high thermal conductivity, and is made from a highly oriented graphite polymer film. It is ideal for providing thermal management/heatsinking in limited spaces or to provide supplemental heat-sinking in addition to conventional means. This material is flexible and can be cut into customizable shapes.



Layered structure of PGS



- Graphite sheet application examples

Model	Type A	Type A-1	Type A-2	Type B	Type B-1	Type B-2
PGS size (mm)	without	25×40×0.07 (Large)	25×25×0.07 (Small)	without	25×40×0.07 (Large)	25×25×0.07 (Small)
Silicon	with	with	with	without	without	without
Result						
Temp. (degC)						
Surface	99.85	83.84	89.08	93.65	77.17	80.86
IC	101.9	88.89	93.26	103.2	99.76	100.96
PWB	96.25	85.31	89.06	97.26	94.19	95.31

没有PGS石墨导热片时，发热源(IC)的温度在ABS表面上热量集中在一个点上。

有PGS石墨导热片时，PGS石墨导热片聚集热量并使之扩散。


PGS石墨导热片根据目的不同（降低发热源的温度、降低表面温度）可以自由选择其构成。

- Graphite sheet application notes


- Graphite sheet is soft, do not rub or touch it with rough materials to avoid scratching it.
- Lines or folds in the Graphite sheet may affect thermal conductivity.
- Graphite sheet has conductivity, should avoid to cover antenna zone.

- Nano Silica Balloon Insulator

- Combining thermal insulation material with PGS enables thermal management in cellphone.



NASBIS+PGS




TIM application notes

- Heat pipe

➤ Heat pipe is a passive heat conduction element with high performance. Because of Phase-change theory and capillarity, the heat conduction efficiently increase more than hundreds and thousands times than the pure copper of the same material.

➤ The wick structure for attract liquid distribute over the inner surface of heat pipe. The liquid is attracted back to the evaporate side by the capillary force of the wick.



Unisoc Confidential

THANKS



All data and information contained in or disclosed by this document is confidential and proprietary information of UNISOC and all rights therein are expressly reserved. By accepting this material, the recipient agrees that this material and the information contained therein is to be held in confidence and in trust and will not be used, copied, reproduced in whole or in part, nor its contents revealed in any manner to others without the express written permission of UNISOC. The contents are subject to change without prior notice. Although every reasonable effort is made to present current and accurate information, UNISOC makes no guarantees of any kind with respect to the matters addressed in this document. In no event shall UNISOC be responsible or liable, directly or indirectly, for any damage or loss caused or alleged to be caused by or in connection with the use of or reliance on any such content.