

Outline (1/3)

- 2.1 Introduction
- 2.2 Operations of the Computer Hardware
- 2.3 Operands of the Computer Hardware
- 2.4 Signed and Unsigned Numbers
- 2.5 Representing Instructions in the Computer (Instruction Format)
- 2.6 Logical Operations
- 2.7 Instructions for Making Decisions
- 2.8 Supporting Procedures in Computer Hardware



2- 2

Outline (2/3)

- 2.9 Communicating with People
- 2.10 MIPS Addressing for 32-Bit Immediates and Addresses
- 2.11 Parallelism and Instructions: Synchronization
- 2.12 Translating and Starting a Program
- 2.13 A C Sort Example to Put It All Together
- 2.14 Arrays versus Pointers
- 2.15 Advanced Material: Compiling C and Interpreting Java



2-3

3


Outline (3/3)

- 2.16 Real Stuff: ARMv7 (32-bit) Instructions
- 2.17 Real Stuff: ARMv8 (64-bit) Instructions
- 2.18 Real Stuff: RISC-V Instructions
- 2.19 Real Stuff: x86 Instructions
- 2.20 Going Faster: Matrix Multiplication
- 2.21 Fallacies and Pitfalls
- 2.22 Concluding Remarks




2- 4

Δ




Recall: Hierarchical Layers of
SW & HW

- Application software
- Written in high-level language
- System software
- Compiler: translates HLL code to
machine code
- Operating System: service code
- Hardware
- Processor, memory, I/O controllers
- Instruction set architecture (ISA)
- The hardware/software interface



Recall: Components of Computer Datapath Memory **Control Unit** Memory **CPU** Input Datapath Register Output Control File Unit **Function** Unit Input output 2-8



Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - > But with many aspects in common
- CISC vs. RISC:
 - Early computers had very simple instr setsSimplified implementation
 - > CISC: Complex Instruction Set Computer
 - Many modern computers also have simple instruction sets
 - ✓ RISC: Reduced Instruction Set Computer (1979)



2- 10

Instruction Set Architecture

- Operations
 - data transfer, arithmetic-logical, control-flow, ...



» memory, register, immediate value,



- » register, immediate, displacement,
- Instruction format

. . . .



2- 11

11

Principles of ISA design

- 1. Simplicity favors regularity
- 2. Smaller is faster
- 3. Make the common case fast
- 4. Good design demands good compromises

MK

2- 12

MIPS Instruction Set

- Used as the example throughout this course
- Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
- RISC ISA
- Large share of embedded core market
 - > Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendix E




2- 13

13

- Fig. 2.1: MIPS assembly language revealed in this chapter
 - MIPS operands: 32 registers, 2³⁰ memory words
 - MIPS assembly language: arithmetic, data transfer, logical, conditional branch, unconditional jump



2- 14



Arithmetic Operations

- Add & subtract: three operands
 - > Two sources and one destination add a,b,c # a=b+c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favours regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost



2- 16

Example: Arithmetic Ops

C code:

$$f = (g + h) - (i + j);$$


Compiled MIPS code:


```
add t0, g, h # temp t0 = g + h
add t1, i, j # temp t1 = i + j
sub f, t0, t1 # f = t0 - t1
```

MK

2- 17

17





Mnemonic name **Register Operands** 0 \$zero 1 \$at Arithmetic instructions use reg 2, 3 \$v0, \$v1 operands 4 ~ 7 \$a0 ~ \$a3 8~15, 24, 25 \$t0 ~ \$t9 MIPS has a 32 32-bit reg file 16~23 \$s0 ~ \$s7 > Use for frequently accessed data 26, 27 \$k0, \$k1 Numbered 0 to 31 28 \$gp 32-bit data called a "word" 29 \$sp 30 \$fp Assembler names 31 \$ra > \$t0, \$t1, ..., \$t9 for temporary values \$s0, \$s1, ..., \$s7 for saved variables Design Principle 2: Smaller is faster > c.f. main memory: millions of locations 2- 20

Example: Register Operand

C code:

```
f = (g + h) - (i + j);
$s0 $s1 $s2 $s3 $s4
```

- > f, g, h, i, j in regs \$s0, \$s1, \$s2, \$s3, \$s4
- Compiled MIPS code:

```
add $t0, $s1, $s2  #$t0=g+h
add $t1, $s3, $s4  #$t1=i+j
sub $s0, $t0, $t1  #f=$t0-$t1
```



2- 21

Memory

21

Memory Operands

- Main memory used for composite data
 - > Arrays, structures, dynamic data
- To apply arithmetic operations
 - > Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - > Each address identifies an 8-bit byte
- Words are aligned in memory
 - > Address must be a multiple of 4
- MIPS is Big Endian

an aligned word

Data

3


2

1

Big Endian vs. Little Endian (next page)



2- 22



Example: Memory High addr **Memory Operand** C code: g = h + A[8];**\$**s3 > g in \$s1, h in \$s2, \$s3 → base address of A in \$s3 Low addr Compiled MIPS code: Index 8 requires offset of 32 (4 bytes/word) # load word A[8] \$t0, 32(\$s3) ٦w add \$s1, \\$s2, \\$t0 offset base register 2- 24

Example: Memory Operand

C code:

```
A[12] = h + A[8];
$s3    $s2    $s3
```

- > h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - > Index 8 requires offset of 32

```
lw $t0, 32($s3)  # load word A[8]
add $t0, $s2, $t0
sw $t0, 48($s3)  # store word A[12]
```

MK

2- 25

25

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!



2- 26

Immediate Operands

- Constant data specified in an instruction addi \$s3, \$s3, 4 # add immediate
- No subtract immediate instruction
 - > Just use a negative constant
 addi \$s2, \$s1, -1
- Design Principle 3: Make the common case fast
 - > Small constants are common
 - > Immediate operand avoids a load instruction



2- 27


27

Constant Operands

- Constant "Zero"
- MIPS register 0 (\$zero) is the constant 0
 - > Cannot be overwritten
- Useful for common operations
 - > E.g., move between registers
 add \$t2, \$s1, \$zero # \$t2 = \$s1



2- 28



Unsigned Binary Integers

■ Given an n-bit number $x_{n-1}x_{n-2}...x_1x_0$

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: $0 \sim +2^n 1$
- Example
 - > 0000 0000 0000 0000 0000 0000 0000 1011₂ = 0 + ... + $1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$ = 0 + ... + 8 + 0 + 2 + 1 = 11_{10}
- Using 32 bits
 - > 0 to +4,294,967,295

$$2^{32} - 1$$

2- 30

รก

2's-Complement Signed Integers (1/2)

- Given an n-bit number $x_{n-1} x_{n-2} ... x_1 x_0$
 - Bit n-1 is sign bit: 1 for negative numbers0 for positive numbers

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

Example

- Range: $-2^{n-1} \sim +2^{n-1} 1$
 - Using 32 bits: $-2,147,483,648 \sim +2,147,483,647$

2- 31

31

2's-Complement Signed Integers (2/2)

- Some specific numbers
 - > 0: 0000 0000 ... 0000
 - > **-1**: 1111 1111 ... 1111
 - » Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111
- Non-negative numbers have the same unsigned and 2s-complement representation



2- 32

Signed Negation

For 2's complement numbers:

Complement and add 1

> Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \overline{x} = 1111...111_2 = -1$$

 $\overline{x} + 1 = -x$

Example: negate +2

```
    +2 = 0000 0000 ... 0010<sub>2</sub>
    -2 = 1111 1111 ... 1101<sub>2</sub> + 1
```

= 1111 1111 ... 1110₂

2- 33

33

Sign Extension

n-bit signed number (n > m)


S S S

m-bit signed number

2-34

- Representing a number using more bits
 - > Preserve the numeric value
- In MIPS instruction set
 - > addi: extend immediate value
 - > 1b, 1h: extend loaded byte/halfword
 - > beq, bne: extend the displacement
- Replicate the sign bit to the left ⇒ sign extension
 - > c.f. unsigned values: extend with 0s (zero filled)
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 ⇒ 0000 0000 0000 0010
 - > -2: 1111 1110 ⇒ 1111 1111 1111 1110

2.4




Representing Instructions

- Instructions are encoded in binary
 - > Called machine code
- MIPS instructions
 - > Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!
- Register numbers: 32 regs (0 ~ 31)
 - > \$t0 ~ \$t7 are reg's 8 ~ 15
 - > \$t8 ~ \$t9 are reg's 24 ~ 25
 - > \$s0 ~ \$s7 are reg's 16 ~ 23



2- 36



Example: R-format rd shamt funct op 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits **\$**s2 add \$t0, \$s1, #\$t0=\$s1+\$s2 R8 R17 R18 R-format \$s1 \$s2 \$t0 0 add 0 17 18 8 0 32 decimal 000000 10001 10010 01000 00000 100000 binary 0000 0010 0011 0010 0100 0000 0010 $0000_2 = 02324020_{16}$ 2 4 2 0₁₆ 2- 38

Hexadecimal

- Base 16
 - > Compact representation of bit strings
 - > 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

- Example: eca8 6420
 - > 1110 1100 1010 1000 0110 0100 0010 0000

6 4 2 0 2- 39


39


MIPS I-format Instructions





- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - \rightarrow Constant: -2^{15} to $+2^{15} 1$ (signed number)
 - > Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
 - > Different formats complicate decoding, but allow 32-bit instructions uniformly
 - > Keep formats as similar as possible


2- 40











Logical Operations


Instructions for bitwise manipulation

Operation	С	Java	MIPS	
Shift left	<<	<<	s11	
Shift right	>>	>>>	srl	
Bitwise AND	&	&	and, andi	
Bitwise OR			or, ori	
Bitwise NOT	~	~	nor	

Useful for extracting and inserting groups of bits in a word



2- 46



AND Operations

- Useful to mask bits in a word
- Select some bits, clear others to 0
and \$t0, \$t1, \$t2 #\$t0=\$t1&\$t2

\$t2 0000 0000 0000 0000 0000 1101 1100 0000
\$t1 0000 0000 0000 0000 0011 1100 0000 0000
\$t0 0000 0000 0000 0000 1100 0000 0000

OR Operations Useful to include bits in a word > Set some bits to 1, leave others unchanged #\$t0=\$t1|\$t2 or \$t0, \$t1, \$t2 \$t2 | 0000 0000 0000 0000 00<mark>00 11</mark>01 1100 0000

\$t0 | 0000 0000 0000 0000 00<mark>11 11</mark>01 1100 0000

2- 49

NOT Operations


- Useful to invert bits in a word
 - > Change 0 to 1, and 1 to 0
- MIPS has 3-operand NOR instruction
 - > a NOR b == NOT (a OR b)

nor \$t0, \$t1, \$zero←___ \Rightarrow not

Register 0: always read as zero

\$t1 | 0000 0000 0000 0000 0011 1100 0000 0000 \$t0 | 1111 1111 1111 1111 1100 0011 1111 1111

2- 50




Conditional Operations

- Branch to a labeled instruction if a condition is true
 - > Otherwise, continue sequentially
- beq rs, rt, L1
 - > if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
 - > if (rs != rt) branch to instruction labeled L1;
- j L1
 - unconditional jump to instruction labeled L1



2- 52



Compiling Loop Statements C code: while (save[i]==k) **\$**s6 **\$**s3 **\$s5** i in \$s3 \$s6 k in \$s5 addr of save in \$s6 Compiled MIPS code: Loop: s11 \$s3, 2 #\$t1=i*4 \$t1, \$t1, \$s6 add \$t1, 0(\$t1)٦w \$t0, \$t0, \$s5, Exit #loop body addi \$s3, \$s3, 1 Loop j Exit:

A basic block is a sequence of instrs with No embedded branches (except at end) No branch targets (except at beginning) A compiler identifies basic blocks for optimization An advanced processor can accelerate execution of basic blocks

ככ

More Conditional Operations • Set result to 1 if a condition is true; Otherwise, set to 0 • slt rd,rs,rt › if (rs < rt) rd = 1; else rd = 0; • slti rt,rs,constant › if (rs < constant) rt = 1; else rt = 0; • Use in combination with beq, bne slt \$t0, \$s1, \$s2 # \$t0=1 if (\$s1<\$s2) bne \$t0, \$zero, L # branch to L</pre>

⇒ branch if less than

56

2- 56

Branch Instruction Design

- Why not b7t, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠</p>
 - Combining with branch involves more work per instruction, requiring a slower clock
 - > All instructions penalized!
- beq and bne are the common case
- This is a good design compromise



2-57


57


Signed vs. Unsigned Comparison


- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example




2- 58










MIPS Register Conventions							
t	Reg #	Mnemonic name	Description				
	0	\$zero	constant value 0				
	1	\$at	reserved for the assembler				
	2, 3	\$v0, \$v1	result values				
	4 ~ 7	\$a0 ~ \$a3	arguments				
	8~15, 24, 25 \$t0 ~ \$t9		temporaries (caller saved) (Can be overwritten by callee) (Must be saved/restored by caller)				
	16~23	\$s0 ~ \$s7	saved (callee saved) (Must be saved/restored by callee)				
	26, 27	\$k0, \$k1	reserved for OS				
	28 \$gp		global pointer for static data				
	29 \$sp		stack pointer				
	30 \$fp		frame pointer				
	31	\$ra	return address				



Procedure Call Instructions


- Procedure call: jump and link, jal jal ProcedureLabel
 - > Address of following instruction put in \$ra
 - > Jumps to target address
- Procedure return: jump register, jr jr \$ra
 - > Copies \$ra to program counter
 - Can also be used for computed jumps
 - ✓ e.g., for case/switch statements



2- 65

65

Leaf Procedures - Leaf procedure: - a procedure that does not call others Caller Callee Instr Sequence Procedure i jal Procedure i Leaf procedure!



Example: Leaf Procedure

* Leaf procedure:
a procedure that does not call others


int leaf_example (int g, h, i, j)
{ int f;
 f = (g + h) - (i + j);
 return f;
}

Arguments g, h, i, j in \$a0, \$a1, \$a2, \$a3

* f in \$s0 (hence, need to save \$s0 on stack)

* Result in \$v0


* Save/Restore callee saved registers (\$s0~\$s7)!




Nested Procedures

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address (\$ra)
 - > Any arguments (\$a0~\$a3) and temporaries (\$t0~\$t9, caller saved) needed after the call
- Restore from the stack after the call
 - * Save/Restore return address (\$ra) and any arguments (\$a0~\$a3) and temporaries (\$t0~\$t9) needed after the call!

Chapter 2 — Instructions: Language of the Computer





```
Example: Nested Procedure

C code: n! (recursive procedure)


int fact (int n)
{
  if (n < 1) return 1;
  else return n * fact(n - 1);
}

Argument n in $a0

Result in $v0

* For nested call, caller needs to save on the stack:
  Its return address
  Any arguments and temporaries needed after the call
```

```
For nested call: save on stack
                                                    int fact (int n)
Callee-- save saved regs
                                Argument n in $a0
                                                     if (n < 1) return 1;
Caller-- save
                                Result in $v0
                                                     else return n * fact(n - 1);
  its return address
  any arguments/temporaries
    needed after the call
             addi $sp, $sp, -8
                                        # adjust stack for 2 items
Save
                   $ra, 4($sp)
$a0, 0($sp)
                                        # save return address
$ra, $a0
                                        # save argument n
on stack
                                                                         Cond.
             slti $t0, $a0, 1
                                        \# test for n < 1
                   $t0, $zero, L1
$v0, $zero, 1
                                                                         check
                                        #if n >= 1, go to L1
             addi
                                        # if so, result is 1
Adjust
                                                                         IF
             addi $sp, $sp, 8
                                            pop 2 items from stack
$sp
                                            and return
         L1: addi $a0, $a0, -1
                                        # else decrement n
                   fact
                                        # recursive call
              jal
                   $a0, 0($sp)
                                        # restore original n
              ٦w
Restore
                                                                         ELSE
             ٦w
                   $ra, 4($sp)
                                       # and return address
$ra, $a0
                                        # pop 2 items from stack
# multiply to get result
                   $v0, $a0, $v0
                                        # and return
             jr
                   $ra
                                                                        2-74
```



Memory Layout \$sp→7fff fffc_{hex} Memory allocation for Dynamic data program and data: Static data \$gp → 1000 8000_{hex} > Text: program code 1000 0000_{hex} (program code) Static data: global variables pc→ 0040 0000hes Reserved e.g., static variables in C, constant arrays and strings * \$gp: global pointer \$gp initialized to address is set to an addr to make it allowing ±offsets into this easy to access data segment ≽ is initialized to 1000 8000_{hex} Dynamic data: heap ⇒ can access from ✓ E.g., malloc in C, new in Java $10000000_{hex} \sim 1000 ffff_{hex}$ using the positive and Stack: automatic storage negative 16-bit offsets from \$gp 2-76


```
補充資料: Basic Structure of MIPS Program

.text
.globl main
main: #main program
...

.data
name: .data_type data #name, type, and value
...

.text
label: #procedure
...
```

```
.text
                                 .globl main
                                 main:
Data types:
                                 .data
   > .word: 4-byte integer
                                 name: (data_type) data
      ✓ E.g.s:
         int1: .word 5 #declare and set an integer variable
         array1: .word 1, 3, 9, 7 #an integer array (4)
   > .half: 2-byte integer
   .float: single-precision floating-point number
   > .double: double-precision FP number
   > .ascii: string
      ✓ E.g.: string1: .ascii "print string \n"
            #(\n) newline, (\t) tab, () space, ...
  asciiz: string end with NULL
                                                      2-78
```



Character Data

- Byte-encoded character sets
 - > ASCII: 128 characters
 - √95 graphic, 33 control
 - > Latin-1: 256 characters
 - ✓ ASCII, +96 more graphic characters
- Unicode: 32-bit character set
 - > Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - > UTF-32: 32-bit encoding
 - > UTF-16: 16-bit encoding (default)
 - ▶ UTF-8: variable-length encodings, 8 ~ 32 bits

2- 80

ደበ

Byte/Halfword Operations

- Could use bitwise operations
- MIPS byte/halfword load/store
 - > String processing is a common case

```
1b rt, offset(rs)
1h rt, offset(rs)
```

> Sign extend to 32 bits in rt

```
lbu rt, offset(rs) lhu rt, offset(rs)
```

> Zero extend to 32 bits in rt

```
sb rt, offset(rs) sh rt, offset(rs)
```

Store just rightmost byte/halfword of rt

2- 81

Я1

Example: String Copy

```
C code (naïve): copy and test byte
```


> Null-terminated string


```
void strcpy (char x[], char y[])
{ int i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```


Addresses of x, y in \$a0, \$a1


> i in \$s0


2- 82











Example: Target Addressing Loop code from earlier example (p.2-52) while (save[i] == k) i += 1; k in \$s5 address of save in \$s6 Assume Loop at location 80000 Loop: sll \$t1, \$s3, 2 80000 19 2 0 \$t1, \$t1, \$s6 22 0 32 80004 9 \$t0, 0(\$t1) 80008 8 0 9 \$t0, \$s5, Exit 80012 21 addi \$s3, \$s3, 1 80016 19 19 80020 **20000** Loop Exit: ... 80024 2-88


Branching Far Away If branch target is too far to encode with 16-bit offset, assembler rewrites the code Example beq \$\$0,\$\$1, L1 bne \$\$0,\$\$1, L2 j L1 L2: ...

MIPS Addressing Mode Summary

- 5 addressing modes: (p.112)
 - 1. Immediate addressing (I)
 - ✓ The operand is a constant within the instritself
 - 2. Register addressing (R)
 - √ The operand is a reg.
 - Base or displacement addressing (I)
 - The operand is at the memory location whose addr is the sum of a reg and a constant in the instr.
 - PC-relative addressing (I)
 - ✓ The branch addr is the sum of the PC and a constant in the instr. offset \times 4 \Rightarrow offset : 00
 - Pseudodirect addressing (J)
 - ▼ The jump addr is the 26 bits of the instr concatenated with the upper 4-bit of the PC (MSBs) and 00 (LSBs).


2- 90

٩n





Synchronization



- E.g.: 2 processors sharing an area of memory
 - > P1 writes, then P2 reads
 - Data race if P1 and P2 don't synchronize
 - ✓ Result depends of order of accesses
- lock & unlock synchronization ops ⇒ mutual exclusion region
- Hardware support required
 - > Atomic read/write memory operation
 - No other access to the location allowed between the read and write
- Could be a single instruction
- Or an atomic pair of instructions
 - E.g.: MIPS -- II & sc instrs


2-93


93

Synchronization in MIPS

- Load linked:
 11 rt,offset(rs)
- Store conditional: sc rt,offset(rs)
 - Succeeds if the contents of the location not changed since the 11
 - ✓ Store the value of reg rt in memory & Returns 1 in rt
 - > Fails if location is changed
 - ✓ Returns 0 in rt
- Example: atomic swap (to test/set lock variable)
 - > \$s4 ↔ Memory[\$s1]

2- 94





Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

```
move $t0, $t1
blt $t0, $t1, L

li $t0, 4  #load immediate (p. A-57)
la $t0, str1  #load address (p. A-66)

> $at (register 1): assembler temporary
```



2- 97

97

Producing an Object Module

- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - > Header: described contents of object module
 - > Text segment: translated instructions
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external refs
 - > Debug info: for associating with source code



2- 98

Linking Object Modules

- Produces an executable image
 - 1. Merges segments
 - 2. Resolve labels (determine their addresses)
 - 3. Patch location-dependent and external refs
- Could leave location dependencies for fixing by a relocating loader
 - > But with virtual memory, no need to do this
 - Program can be loaded into absolute location in virtual memory space



2-99

99

Loading a Program

- Load from image file on disk into memory
 - 1. Read header to determine segment sizes
 - 2. Create virtual address space
 - 3. Copy text and initialized data into memory
 - ✓ Or set page table entries so they can be faulted in
 - 4. Set up arguments on stack
 - 5. Initialize registers (including \$sp, \$fp, \$gp)
 - 6. Jump to startup routine
 - ✓ Copies arguments to \$a0, ... and calls main
 - √ When main returns, do exit syscall



2- 100


Dynamic Linking


- Only link/load library procedure when it is called
 - > Requires procedure code to be relocatable
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions



2- 101

101





C Sort Example

 Illustrates use of assembly instructions for a C bubble sort function

2- 104

```
Procedure Swap


Swap procedure (leaf): v[k] ↔ v[k+1]


void swap(int v[], int k)
{
  int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}


addr of v in $a0, k in $a1, temp in $t0


* Leaf procedure!
```


```
void swap(int v[], int k)
                        v in $a0
                        k in $a1
                                     int temp;
                        temp in $t0
* Leaf procedure!
                                     temp = v[k];
                                     v[k] = v[k+1];
$t0~$t9: caller saved
                                     v[k+1] = temp;
$s0~$s7: callee saved
swap: sll $t1, $a1, 2
                           # $t1 = k * 4
       add $t1, $a0, $t1 # $t1 = v+(k*4)
                           # (address of v[k])
       Tw $t0, 0($t1)
                           # $t0(temp) = v[k]
       lw $t2, 4($t1)
                           \# t2 = v[k+1]
       sw $t2, 0($t1)
                           \# v[k] = $t2 (v[k+1])
                           \# v[k+1] = $t0 (temp)
       sw $t0, 4($t1)
                           # return to calling routine
       jr $ra
                                                      2- 106
```











Lessons Learnt

- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
 - Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!



2- 112

補充資料:MIPS System Calls

- Steps for invoking system call:
 - i. Load system call service code into register \$v0.
 - ii. Load arguments into register \$a0 ~ \$a3, if necessary.
 - iii. Invoke system call "syscall".
 - iv. Return value in register \$v0, if required.



2-113

113

System call service:


Service	[\$v0]	Arguments	Results
print_int	1	\$a0 = integer to be printed	
print_float	2	\$f12 = float to be printed	
print_double	3	\$f12 = double to be printed	
print_string	4	\$a0 = addr of string in memory	
read_int	5		integer returned in \$v0
read_float	6		float returned in \$v0
read_double	7		double returned in \$v0
read_string	g	\$a0 = memory addr of string input buffer \$a1 = reading length of string buffer	????
sbrk	9	\$a0 = amount	address in \$v0
exit	10		
			2- 114

Ser	vice	[\$v0]			i. Load system call service code into reg \$v0.
print_	int		\$a0 = inte be printed		ii. Load arguments into reg \$a0~\$a3, if necessary.
print_	string	4	\$a0 = add string in m		iii. Invoke system call "syscall". iv. Return value in register \$v0, if exists.
Example: print an integer					
	>	mc	ve \$a	O, \$t0	# print the content of reg \$t0
		li \$	§v0, 1		# system call: print int
	syscall				
Example: print a string					
	>	li	\$v0, 4		# system call: print string
		la	\$a0, <u>s</u>	str1	# address of a string
		sys	scall		# print str1
M		®		.data str1: .a	scii "an expamplar character string" 2-115

```
Example: Factorial (1/3)
.data
msg1: .asciiz "Please input n = ? "
msg2: .asciiz "\nThe result of factorial(n) is : "
.text
.globl main
             ---- main ---
main:
# print msg1 on the console interface
    li $v0, 4 # call system call: print string
   la $a0, msg1 # load address of string into $a0
   syscall
                   # run the syscall
# read the input integer in $v0
   li $v0, 5
                   # call system call: read string
    syscall
                    # run the syscall
# jump to procedure factorial
    move $a0, $v0 # store input in $a0 (set argument of procedure factorial)
    jal factorial
                   # save return value in $t0 ($v0 will be used by system call)
    move $t0, $v0
```

```
Example: Factorial (2/3)
# print msg2 on the console interface
                     # call system call: print string
        $v0, 4
         $a0, msg2 # load address of string into $a0
                     # run the syscall
    syscall
# print the result of procedure factorial on the console interface
    move $a0, $t0
    li $v0, 1
                     # call system call: print integer
    syscall
                     # run the syscall
    li $v0, 10
                     # call system call: exit
    syscall
                     # run the syscall
        -----procedure factorial --
# load argument n in a0, return value in v0.
factorial:
    addi $sp, $sp, -8 # adiust stack for 2 items
                        # save the return address
    sw $ra, 4($sp)
    sw $a0, 0($sp)
                         # save the argument n
```


```
Example: Factorial (3/3)
                 ---- procedure factorial
# load argument n in a0, return value in v0.
factorial:
    addi $sp, $sp, -8 # adiust stack for 2 items
    sw $ra, 4($sp) # save the return address
    sw $a0, 0($sp)
                         # save the argument n
    slti $t0, $a0, 1
                         # test for n < 1
    beq $t0, $zero, L1
                         # if n >= 1 go to L1
    addi $v0, $zero, 1
                         # return 1
                         # pop 2 items off stack
    addi $sp, $sp, 8
                         # return to caller
    jr $ra
L1: addi $a0, $a0, -1
                         # n >= 1, argument gets (n-1)
    jal factorial
                         # call factorial with (n-1)
    lw $a0, 0($sp)
                         # return from jal, restore argument n
    lw $ra, 4($sp)
                         # restore the return address
    addi $sp, $sp, 8
                         # adjust stack pointer to pop 2 items
    mul $v0, $a0, $v0
                         # return n*factorial(n-1)
                         # return to the caller
    jr $ra
    2-118
```



Arrays vs. Pointers

- Array indexing involves: A[i]
 - > Multiplying index by element size
 - Adding to array base address
- Pointers correspond directly to memory addresses
 - > Can avoid indexing complexity


2- 120



Comparison of Array vs. Ptr

- Multiply "strength reduced" to shift (sll)
- Array version requires shift to be inside loop
 - > Part of index calculation for incremented *i*
 - > c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - ✓ Eliminate array addr calculations within loops
 - Better to make program clearer and safer

2- 122



ARM & MIPS Similarities

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
"Data" addressing modes	9	3
Integer registers (GPR)	15 × 32-bit	31 × 32-bit
Input/output	Memory mapped	Memory mapped

2- 124

Addressing Modes

Data addressing modes: p.163, Fig 2.33

Addressing mode	ARM v.4	MIPS	
Register operand	Х	Х	
Immediate operand	Х	Х	
Register + offset (displacement or based)	Х	Х	
Register + register (indexed)	Х	_	
Register + scaled register (scaled)	Х	_	
Register + offset and update register	х	_	
Register + register and update register	Х	_	
Autoincrement, autodecrement	х	-	
PC-relative data	X	_	



2- 125


125


Compare and Branch in ARM

- Uses condition codes for result of an arithmetic/logical instruction
 - > Negative, zero, carry, overflow
 - Compare instructions to set condition codes without keeping the result
- Each instruction can be conditional
 - ⇒ predicated instruction
 - > Top 4 bits of instruction word: condition value
 - > Can avoid branches over single instructions



2- 126






ARM v8 Instructions

- In moving to 64-bit, ARM did a complete overhaul
- ARM v8 resembles MIPS
 - Changes from v7:
 - ✓ No conditional execution field
 - ✓ Immediate field is 12-bit constant
 - ✓ Dropped load/store multiple
 - ✓ PC is no longer a GPR
 - ✓ GPR set expanded to 32
 - ✓ Addressing modes work for all word sizes
 - ✓ Divide instruction
 - ✓ Branch if equal/branch if not equal instructions



2- 129

129



RISC-V vs. MIPS

Common features:

- > All instrs are 32 bit wide.
- Both have 32 general-purpose regs, w/ one reg being hardwired to 0.
- > The only way to access memory is via load and store instrs.
- There are no instrs that can load or store many regs.
- Both have instrs that branch if a reg is (or is not) equal to zero.
- Both sets of addressing modes work for all data sizes.



2- 131


131

One of the main differences:

- Conditional branches other than equal or not equal:
 - ✓ RISC-V provides branch instrs to compare two regs.
 - MIPS relies on a comparison instr that sets a reg to 0 or 1 depending on whether the comparison is true. Then, follow with a branch on equal to or not equal to zero depending on the outcome of the comparison.



2- 132



The Intel x86 ISA



- Evolution with backward compatibility
 - > 8080 (1974): 8-bit microprocessor
 - ✓ Accumulator, plus 3 index-register pairs
 - > 8086 (1978): 16-bit extension to 8080
 - √ Complex instruction set (CISC)
 - > 8087 (1980): floating-point coprocessor
 - ✓ Adds FP instructions and register stack
 - > 80286 (1982): 24-bit addresses, MMU
 - ✓ Segmented memory mapping and protection
 - > 80386 (1985): 32-bit extension (now IA-32)
 - ✓ Additional addressing modes and operations
 - ✓ Paged memory mapping as well as segments

MK

2- 134

The Intel x86 ISA

- Further evolution...
 - > i486 (1989): pipelined, on-chip caches and FPU
 - ✓ Compatible competitors: AMD, Cyrix, ...
 - Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - ✓ The infamous FDIV bug
 - > Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, *The Pentium Chronicles*)
 - > Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)
 - New microarchitecture
 - ✓ Added SSE2 instructions



2-135


135

The Intel x86 ISA

- And further...
 - > AMD64 (2003): extended architecture to 64 bits
 - EM64T Extended Memory 64 Technology (2004)
 - √ AMD64 adopted by Intel (with refinements)
 - ✓ Added SSE3 instructions
 - Intel Core (2006)
 - ✓ Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 - ✓ Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - ✓ Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - ➤ Technical elegance ≠ market success



2- 136



Basic x86 Addressing Modes


Two operands per instruction

Source/dest operand	Second source operand	
Register	Register	
Register	Immediate	
Register	Memory	
Memory	Register	
Memory	Immediate	

- Memory addressing modes
 - > Address in register
 - Address = R_{base} + displacement
 - \rightarrow Address = R_{base} + 2^{scale} \times R_{index} (scale = 0, 1, 2, or 3)
 - \rightarrow Address = R_{base} + $2^{scale} \times R_{index}$ + displacement

138

2- 138





Implementing IA-32

- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - √ Simple instructions: 1 to 1
 - ✓ Complex instructions: 1 to many
 - Microengine similar to RISC
 - Market share makes this economically viable
- Comparable performance to RISC
 - > Compilers avoid complex instructions



2- 140






```
for i in xrange (n):
Matrix Multiply
                                  for j in xrange (n):
                                     for k in xrange (n):
In C:
                                         C[i][i] += A[i][k] * B[k][i]
    void dgemm (int n, double* A, double* B, double* C)
      for (int i = 0; i < n; ++i)
         for (int j = 0; j < n; ++j)
           double cij = C[i+j*n]; /*cij = C[i][j] */
           for (int k = 0; k < n; ++k)
             cij += A[i+k*n] * B[k+j*n] /* cij += A[i][k]*B[k][j] */
           C[i+j*n] = cij; /* C[i][j] = cij */
        DGEMM: Double precision GEneral Matrix Multiply
```

void dgemm (int n, double* A, double* B, double* C) for (int i = 0; i < n; ++i) for (int j = 0; j < n; ++j) double cij = C[i+j*n]; for (int k = 0; k < n; ++k) cij += A[i+k*n] * B[k+j*n] C[i+j*n] = cij;> Pass the matrix dimension as the parameter n

- ⇒ Uses single dimensional versions of matrices C, A, and B and address arithmetic, instead of using the twodimensional arrays.
- Use a compiler instead of an interpreter.
- > Apply type declarations of C.

2-144

```
Matrix Multiply
 x86 assembly code:
   vmovsd (%r10),%xmm0
                          # Load 1 element of C into %xmm0
   mov %rsi,%rcx
                          # register %rcx = %rsi
   xor %eax,%eax
                          # register %eax = 0
 4 vmovsd (%rcx),%xmm1
                          # Load 1 element of B into %xmm1
 5 add %r9,%rcx
                          # register %rcx = %rcx + %r9
   vmulsd (%r8,%rax,8),%xmm1,%xmm1 # Multiply %xmm1, element of A
                          # register %rax = %rax + 1
 7 add $0x1,%rax
 8 cmp %eax,%edi
                          # compare %eax to %edi
 9 vaddsd %xmm1,%xmm0,%xmm0 # Add %xmm1, %xmm0
 10 jg 30 <dgemm+0x30> # jump if %eax > %edi
 11 add $0x1,%r11d
                          # register %r11 = %r11 + 1
 12 vmovsd %xmm0,(%r10) # Store %xmm0 into C element
1K
                                                          3-145
```



Fallacy

- Fallacy: More powerful instructions mean higher performance.
 - > Fewer instructions required
 - But complex instructions are hard to implement
 - May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions



2- 147


147

Fallacy

- Fallacy: Write in assembly language to obtain the highest performance.
 - But modern compilers are better at dealing with modern processors (RISC ISA)
 - More lines of code ⇒ more errors and less productivity




2- 148



Pitfall

- <u>Pitfall</u>: Forgetting that sequential word addresses in machines with byte addressing do not differ by one.
 - > Increment by 4, not by 1!
- Pitfall: Using a pointer to an automatic variable outside its defining procedure.
 - e.g., pass a result from a procedure that includes a pointer to an array that is local to that procedure
 - Pointer becomes invalid when stack popped

2- 150



Concluding Remarks (1/2)

- Principles of ISA design
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Make the common case fast
 - 4. Good design demands good compromises
- Layers of software/hardware
 - > Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - > c.f. x86 (CISC)



2- 152

Concluding Remarks (2/2)

- Measure MIPS instruction executions in benchmark programs
 - > Consider making the common case fast
 - > Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%



2- 153

153

Summary

- Appendix A.10
- MIPS assembly language revealed in this chapter: p.64, Fig 2-1

MIPS operands

Name	Example	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero. \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic, register \$zero always equals 0, and register \$at is reserved by the assembler to handle large constants.
2 ³⁰ memory words	Memory[0], Memory[4], , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers.



2- 154

MIPS Register ConventionsMIPS register conventions: p.105, Fig 2.14

Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2–3	Values for results and expression evaluation	no
\$a0-\$a3	4–7	Arguments	no
\$t0-\$t7	8–15	Temporaries (Caller saved)	no
\$s0 - \$s7	16-23	Saved (Callee saved)	yes
\$t8-\$t9	24–25	More temporaries (Caller saved)	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes

\$at 1 1 Reserved for the assembler \$k0-\$k1 26-27 Reserved for the operating system

MK


2- 155


155

MIPS Assembly Language

MIPS assembly language Category Instruction Example Three register operands subtract sub \$s1,\$s2,\$s3 \$s1 = \$s2 - \$s3 Three register operands Arithmetic add immediate addi \$s1,\$s2,20 Used to add constants load word 1w \$s1,20(\$s2) \$s1 = Memory[\$s2 + 20] Word from memory to register store word \$s1,20(\$s2) Memory[\$s2 + 20] = \$s1 Word from register to memory 1h \$s1,20(\$s2) \$s1 = Memory[\$s2 + 20] 1hu \$s1,20(\$s2) \$s1 = Memory[\$s2 + 20] load half Halfword memory to register load half unsigned \$s1 = Memory[\$s2 + 20] Halfword memory to register store half sh \$s1,20(\$s2) Memory[\$s2 + 20] = \$s1 Halfword register to memory Data load byte 16 \$s1,20(\$s2) \$s1 = Memory[\$s2 + 20] Byte from memory to register load byte unsigned | 1bu \$\$1,20(\$\$2) | \$\$1 = Memory[\$\$2+20]Byte from memory to register store byte \$s1,20(\$s2) Memory[\$s2 + 20] = \$s1 Byte from register to memory load linked word 11 \$s1,20(\$s2) \$s1 = Memory[\$s2 + 20] Load word as 1st half of atomic swap Store word as 2nd half of atomic swap store condition, word \$s1.20(\$s2) Memory(\$s2+20]=\$s1;\$s1=0 or 1 lui \$s1,20 $$s1 = 20 * 2^{16}$ and \$s1,\$s2,\$s3 \$s1 = \$s2 & \$s3load upper immed. Loads constant in upper 16 bits and Three reg. operands; bit-by-bit AND or \$\$1,\$\$2,\$\$3 \$\$1 **=** \$\$2 | \$\$3 Three reg. operands; bit-by-bit OR nor \$s1,\$s2,\$s3 \$s1 = ~ (\$s2 | \$s3) Three reg. operands; bit-by-bit NOR andi \$s1,\$s2,20 \$s1 = \$s2 & 20 ori \$s1,\$s2,20 \$s1 = \$s2 | 20 and immediate Bit-by-bit AND reg with constant Logical or immediate Bit-by-bit OR reg with constant sll \$s1,\$s2,10 \$s1 = \$s2 << 10 srl \$s1,\$s2,10 \$s1 = \$s2 >> 10 shift left logical Shift left by constant shift right logical Shift right by constant 2-156

Chapter 2 — Instructions: Language of the Computer






Chapter 2 — Instructions: Language of the Computer

PS ins	R-fo	d size 6 prmat 7 prmat 7 prmat 7	bits 5 b op rs	s rt	rd	ts 5 b	
PS ins	I-for	rmat	-			sha	mt funct
PS ins			op rs	rt			
PS ins	J-fo	rmat		, 11		address/ir	nmediate
PS ins			op /		target ac	dress	
<u> </u>	struc	tion e	1:26 ncodi	ng: p	.114	, Fig	2.17
		0	p(31:26)				
0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
rmat B1	tz/gez	jump	jump & link	branch eq	branch ne	blez	bgtz
	diu	set less than imm.	set less than imm. unsigned	andi	ori	xori	load upper immediate
FI	Pt						
		Fig 3.18					
byte lo	ad half	lwl	load word	load byte unsigned	load half unsigned	lwr	
e byte st	ore half	swl	store word			swr	
linked lw	c1						
e cond. sw	c l						
	diate ad F1 byte lo e byte st linked lw	rmat Bltz/gez diate addiu flPt byte load half e byte store half linked lwcl	D(000) 1(001) 2(010) rmat Bltz/gez jump diate addiu set less than imm. FIPT Fig 3.18 byte load half lwl e byte store half swl linked lwcl	rmat Bltz/gez jump jump&link diate addiu setless than imm. unsigned FlPt Fig 3.18 byte load half lwl load word e byte store half swl store word linked lwcl	D(000) 1(001) 2(010) 3(011) 4(100) rmat Bltz/gez jump jump & link branch eq diate addiu set less than imm. unsigned FlPt Fig 3.18 byte load half lwl load word load byte unsigned e byte store half swl store word linked lwcl	D(000) 1(001) 2(010) 3(011) 4(100) 5(101) rmat Bltz/gez jump jump & link branch eq branch ne diate addiu set less than imm. unsigned FlPt Fig 3.18 byte load half lwl load word load byte unsigned half unsigned e byte store half swl store word linked lwcl	D(000) 1(001) 2(010) 3(011) 4(100) 5(101) 6(110) rmat Bltz/gez jump jump & link branch eq branch ne addiu set less than imm. than imm. unsigned FlPt Fig 3.18 byte load half lwl load word load byte unsigned half unsigned lwr bloke load half lwl store word linked lwcl store half swl store word

100			Name				Fie	lds			
			Field size	6 bits	5	bits	5 bits	5 bi	its	5 bit	ts 6 bit
			R-format	ор		rs rt	rt	rd		shamt	nt fund
			I-format	ор	1	's	rt		address/immedia		nmediate
		J-format	ор		target			get address			
			op(31:26)=0								
23-21	0(000)	1(001	2(010)	3(0	11)	4(10	0) 5	(101)	6(1:	10)	7(111)
25-24											
0(00)	mfc0		cfc0			mtc0	mtc0		ctc0		
1(01)			- 54								
2(10)			-								
3(11)											
			op(31:26)=000	000 (R-fo	rmat)	funct(5	5:0)				
	0(000)	1(001			rmat)	funct(5		(101)	6(1:	10)	7(111)
3(11)	0(000)	1(001				_		(101)	6(1:	10)	7(111)
3(11) 2–0 5–3	O(OOO) Shift left logical	1(001		3(0		_		(101)	6(1:	3334	7(111)
3(11) 2-0 5-3 0(000)	shift left) 2(010) shift rig	3(0		4(10	5		30.4	3334	23742-237
3(11) 2-0 5-3 0(000) 1(001)	shift left logical) 2(010) shift rig	3(0		4(10 sllv	5		30.4	3334	23742-237
2-0 5-3 0(000) 1(001) 2(010)	shift left logical jump register	jalr	shift rig logical	3(0 ht sra		4(10 sllv	5		30.4	3334	23742-237
3(11) 2-0 5-3 0(000) 1(001) 2(010) 3(011)	shift left logical jump register mfhi	jalr mthi	shift rig logical	3(O ht sra mtlo		4(10 sllv	5		30.4	3334	23742-237
3(11)	shift left logical jump register mfhi mult	jalr mthi multu	shift rig logical mflo div	3(0 ht sra mtlo divu	.t.	sllv sysca	0) 5		srlv	3334	srav
3(11) 2-0 5-3 0(000) 1(001) 2(010) 3(011) 4(100)	shift left logical jump register mfhi mult	jalr mthi multu	shift rig logical mflo div subtract	mtlo divu subu set 1	.t.	sllv sysca	0) 5		srlv	3334	srav





```
補充資料: Basic Structure of MIPS Program

.text
.globl main
main: #main program
...

.data
name: .data_type data #name, type, and value
...

.text
label: #procedure
...
```

```
.text
                                 .globl main
                                 main:
Data types:
                                 .data
   > .word: 4-byte integer
                                 name: (data_type) data
      ✓ E.g.s:
         int1: .word 5 #declare and set an integer variable
         array1: .word 1, 3, 9, 7 #an integer array (4)
   > .half: 2-byte integer
   .float: single-precision floating-point number
   > .double: double-precision FP number
   > .ascii: string
      ✓ E.g.: string1: .ascii "print string \n"
            #(\n) newline, (\t) tab, () space, ...
 asciiz: string end with NULL
                                                     2- 164
```

補充資料:Assembler Pseudoinstrs

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

```
move $t0, $t1 \rightarrow add $t0, $zero, $t1 blt $t0, $t1, L \rightarrow slt $at, $t0, $t1 bne $at, $zero, L li $t0, 4 #load immediate (p. A-57) la $t0, str1 #load address (p. A-66) \rightarrow $at (register 1): assembler temporary
```

* Refer to Appendix A: §A.10 (p. A-51~A-80)

165

補充資料: MIPS System Calls

- Steps for invoking system call:
 - i. Load system call service code into register \$v0.
 - ii. Load arguments into register \$a0 ~ \$a3, if necessary.
 - iii. Invoke system call "syscall".
 - iv. Return value in register \$v0, if required.



2- 168

I SVSIE	NO 0	all aamiiaa.	
Service	[\$v0]	all service: Arguments	Results
Service	[φνυ]	Arguments	Results
print_int	1	\$a0 = integer to be printed	
print_float	2	\$f12 = float to be printed	
print_double	3	\$f12 = double to be printed	
print_string	4	\$a0 = addr of string in memory	
read_int	5		integer returned in \$v
read_float	6		float returned in \$v0
read_double	7		double returned in \$ve
read_string	8	\$a0 = memory addr of string input buffer \$a1 = reading length of string buffer	
sbrk	9	\$a0 = amount	address in \$v0
exit	10		