

Τ


Outline (1/2)

- 1-1 Introduction
- 1-2 Seven Great Ideas in Computer Architecture
- 1-3 Below Your Program
- 1-4 Under the Covers
- 1-5 Technologies for Building Processors and Memory
- 1-6 Performance
- 1-7 The Power Wall
- 1-8 The Sea Change: The Switch from Uniprocessors to Multiprocessors



1-2

Outline (2/2) 1-9 Real Stuff: Benchmarking the Intel Core i7 1-10 Going Faster: Matrix Multiply in Python 1-11 Fallacies and Pitfalls 1-12 Concluding Remarks 1-13 Historical Perspective and Further Reading 1-14 Self-Study



The Computer Revolution

- Progress in computer technology
 - Underpinned by Moore's Law (1965)

Transistor capacity doubles every 18-24 months

- Makes novel applications feasible
 - > Computers in automobiles
 - > Cell phones
 - > Human genome project
 - > World Wide Web
 - Search Engines
- Computers are pervasive



1-5

5

Classes of Computers (1/2)

- Personal computers (PCs)
 - > General purpose, variety of software
 - Subject to cost/performance tradeoff
- Servers
 - Network based
 - > High capacity, performance, reliability
 - Range from small servers to building sized



1-6

Classes of Computers (2/2)

- Supercomputers
 - High-end scientific and engineering calculations
 - Highest capability but represent a small fraction of the overall computer market
- Embedded computers
 - > Hidden as components of systems
 - > Stringent power/performance/cost constraints



1-7


7

■ Fig. 1.1: The 2^X vs. 10^Y bytes

Decimal term	Abbrev iation	Value	Binary term	Abbrevi ation	Value	% Larger
kilobyte	KB	1000 ¹	kibibyte	KiB	210	2%
megabyte	MB	1000 ²	mebibyte	MiB	220	5%
gigabyte	GB	1000 ³	gibibyte	GiB	230	7%
terabyte	TB	10004	tebibyte	TiB	2 ⁴⁰	10%
petabyte	PB	10005	pebibyte	PiB	2 ⁵⁰	13%

MK

1-8



q

The PostPC Era (2/2)

- Personal Mobile Device (PMD)
 - > Battery operated
 - Connects to the Internet
 - > Hundreds of dollars
 - Smart phones, tablets, electronic glasses
- Cloud computing
 - Warehouse Scale Computers (WSC)
- S oftware as a Service (SaaS)
 - Portion of software run on a PMD and a portion run in the Cloud
- Amazon and Gorgeled Computer Abstractions and Technology 10

What You Will Learn

- How programs are translated into the machine language
 - > And how the hardware executes them
- The hardware/software interface
- What determines program performance
 - > And how it can be improved
- How hardware designers improve performance and energy efficiency
- What is parallel processing



1-11


11


Understanding Performance


- Algorithm
 - Determines # of operations (source-level statements & I/O operations) executed
- Programming language, compiler, architecture (Ch 2, 3)
 - Determine # of computer instructions executed per operation (source-level statement)
- Processor and memory system (Ch 4, 5, 6)
 - > Determine how fast instructions can be executed
- I/O system (including OS) (Ch 4, 5, 6)
 - > Determines how fast I/O operations may be executed




1-12










Below Your Program Application software > Written in high-level language System software oplications software > Compiler: translates HLL code to machine code Operating System: service code ✓ Handling input/output Managing memory and storage Scheduling tasks & sharing resources Hierarchical layers of SW & HW Hardware > Processor, memory, I/O controllers 1-16










Mouse Optical mouse LED illuminates desktop Small low-res camera Basic image processor Looks for x, y movement Buttons & wheel Supersedes roller-ball electromechanical mouse

22




Inside the Processor (CPU)

- Datapath: performs operations on data
- Control: sequences datapath, memory, ...
- Cache memory
 - Small fast SRAM memory for immediate access to data

MK

1-24



A Safe Place for Data

Volatile main memory
Loses instructions and data when power off
Non-volatile secondary memory
Magnetic disk
Flash memory
Optical disk (CDROM, DVD)

Networks

- Communication and resource sharing
- Local area network (LAN): Ethernet
 - Within a building
- Wide area network (WAN): Internet
- Wireless network: WiFi, Bluetooth





1-27

27


Anatomy of a Tablet


- PostPC device
- Touchscreen
 - Supersedes keyboard and mouse
 - Resistive and Capacitive types
 - Most tablets, smart phones use capacitive
 - Capacitive allows multiple touches simultaneously




1-28

. .








Technologies for Building Processors and Memory


COMPUTER ORGANIZATION AND DESIGN
The Hardware/Software Interface





Semiconductor Technology


- Silicon: semiconductor
- Add materials to silicon to transform into one of three devices:
 - > Conductors
 - > Insulators
 - > Switch


1-34











Response Time and Throughput

- Response time
 - > How long it takes to do a task
- Throughput
 - > Total work done per unit time
 - ✓ e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - > Adding more processors?
- We'll focus on response time for now...



1-40

Relative Performance



- Define Performance = 1/Execution Time
- "X is *n* time faster than Y"

Performance_x/Performance_y
= Execution time_y /Execution time_x = n

- Example: time taken to run a program
 - > 10s on A, 15s on B
 - Execution Time_B / Execution Time_A = 15s / 10s = 1.5
 - ⇒ A is 1.5 times faster than B

MK

1-41


41

Measuring Execution Time

- Elapsed time
 - Total response time, including all aspects
 - ✓ Processing, I/O, OS overhead, idle time
 - » Determines system performance
- CPU time
 - Time spent processing a given job
 Discounts I/O time, other jobs' shares
 - Comprises user CPU time and system CPU
 time
 spend in the program
 spend in OS
 - > User CPU time ⇒ CPU performance

MK

1-42



...

CPU Time

CPU Time = CPU Clock Cycles × Clock Cycle Time $= \frac{\text{CPU Clock Cycles}}{\text{Clock Rate}}$

- Performance improved by
 - > Reducing number of clock cycles
 - > Increasing clock rate
 - * Hardware designer must often trade off clock rate against cycle count

1-44

Example: CPU Time

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
 - > Aim for 6s CPU time
 - > Can do faster clock, but causes 1.2 x clock cycles
- How fast must Computer B clock be?

 $CPU \, Time = CPU \, Clock \, Cycles \times Clock \, Cycle \, Time = \frac{CPU \, Clock \, Cycles}{Clock \, Rate}$

<Ans.>

$$\begin{aligned} & \text{Clock Rate}_{\text{B}} = \frac{\text{Clock Cycles}_{\text{B}}}{\text{CPU Time}_{\text{B}}} = \frac{1.2 \times \text{Clock Cycles}_{\text{A}}}{6s} \\ & \text{Clock Cycles}_{\text{A}} = \text{CPU Time}_{\text{A}} \times \text{Clock Rate}_{\text{A}} = 10s \times 2\text{GHz} = 20 \times 10^9 \\ & \text{Clock Rate}_{\text{B}} = \frac{1.2 \times 20 \times 10^9}{6s} = \frac{24 \times 10^9}{6s} = 4\text{GHz} \end{aligned}$$

45

Instruction Count and CPI


Clock Cycles = Instruction Count \times Cycles per Instruction CPU Time = Instruction Count \times CPI \times Clock Cycle Time = $\frac{Instruction Count \times CPI}{Clock Rate}$

- Instruction Count (IC) for a program
- Dynamic
- > Determined by program, ISA and compiler
- Cycles per instruction (CPI):



- Determined by CPU hardware
- Average CPI
 - ✓ If different instructions have different CPI
 - √ affected by instruction mix

1-46



CPI in More Detail

 If different instruction classes take different numbers of cycles

$$Clock\ Cycles = \sum_{i=1}^{n} (CPI_{i} \times Instruction\ Count_{i})$$

Weighted average CPI

$$CPI = \frac{Clock \ Cycles}{Instruction \ Count} = \sum_{i=1}^{n} \left(CPI_i \times \frac{Instruction \ Count_i}{Instruction \ Count} \right)$$
Relative frequency

Example: CPI

 Alternative compiled code sequences using instructions in classes A, B, C

Class	Α	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- - Clock Cycles $= 2\times1 + 1\times2 + 2\times3$

= 10

- Sequence 1: IC = 5
 Sequence 2: IC = 6
 - Clock Cycles $= 4 \times 1 + 1 \times 2 + 1 \times 3$ = 9
 - Avg. CPI = 10/5 = 2.0 Avg. CPI = 9/6 = 1.5

49


Performance Summary




$$CPU Time = \frac{Instructions}{Program} \times \frac{Clock \ cycles}{Instruction} \times \frac{Seconds}{Clock \ cycle}$$

$$IC \qquad CPI \qquad T_C$$

- Performance depends on
 - > Algorithm: affects IC, possibly CPI
 - > Programming language: affects IC, CPI
 - > Compiler: affects IC, CPI
 - Instruction set architecture: affects IC, CPI, T_c





Reducing Power

 $Power \propto C \times V^2 \times f$

- Example: Suppose a new CPU has
 - > 85% of capacitive load of old CPU
 - > 15% voltage and 15% frequency reduction


$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{{C_{\text{old}} \times V_{\text{old}}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$


- The power wall
 - > We can't reduce voltage further
 - > We can't remove more heat
- How else can we improve performance?



1-53

53






Multiprocessors

- Multicore microprocessors
 - > More than one processor per chip
- Requires explicitly parallel programming
 - Compare with instruction level parallelism (ILP)
 - Hardware executes multiple instructions at once
 - Hidden from the programmer
 - > Hard to do
 - Programming for performance
 - ✓ Load balancing
 - ✓ Optimizing communication and synchronization




1-56



SPEC CPU Benchmark

- Programs used to measure performance
 - > Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
 - » Develops benchmarks for CPU, I/O, Web, ...
- SPEC CPU2006
 - CINT2006 (integer, 12) and CFP2006 (floating-poin 17)
 - ► Elapsed time to execute a selection of programs
 ✓ Negligible I/O, so focuses on CPU performance
 - > Normalize relative to reference machine
 - Summarize as geometric mean of performance ratios



1-58

SPECspeed 2017 Integer benchmarks on a 1.8 GHz Intel Xeon E5-2650L

Description	Name	Instruction Count x 10^9	CPI	Clock cycle time (seconds x 10^-9)	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Perl interpreter	perlbench	2684	0.42	0.556	627	1774	2.83
GNU C compiler	gcc	2322	0.67	0.556	863	3976	4.61
Route planning	mcf	1786	1.22	0.556	1215	4721	3.89
Discrete Event simulation - computer network	omnetpp	1107	0.82	0.556	507	1630	3.21
XML to HTML conversion via XSLT	xalancbmk	1314	0.75	0.556	549	1417	2.58
Video compression	x264	4488	0.32	0.556	813	1763	2.17
Artificial Intelligence: alpha-beta tree search (Chess)	deepsjeng	2216	0.57	0.556	698	1432	2.05
Artificial Intelligence: Monte Carlo tree search (Go)	leela	2236	0.79	0.556	987	1703	1.73
Artificial Intelligence: recursive solution generator (Sudoku)	exchange2	6683	0.46	0.556	1718	2939	1.71
General data compression	xz	8533	1.32	0.556	6290	6182	0.98
Geometric mean							2.36

<u>-</u> ۵

SPEC Power Benchmark

- Power consumption of server at different workload levels (10%, 20%, ...,100%)
 - Performance: ssj_ops/sec
 - √ throughput, business operations/second
 - Power: Watts (Joules/sec)


Overall ssj_ops per Watt =
$$\left(\sum_{i=0}^{10} ssj_ops_i\right) / \left(\sum_{i=0}^{10} power_i\right)$$

ssj_ops_i: performance at each 10% increment of load power_i: power consumed at each performance level



1-60

SPECpo	wer_ssj2(008 for 3	Keon E	5-2650L
	Target Load %	Performance (ssj_ops)	Average Power (watts)	
	100%	4,864,136	347	
	90%	4,389,196	312	
	80%	3,905,724	278	
	70%	3,418,737	241	
	60%	2,925,811	212	
	50%	2,439,017	183	
	40%	1,951,394	160	
	30%	1,461,411	141	
	20%	974,045	128	
	10%	485,973	115	
	0%	0	48	
®	Overall Sum	26,815,444	2,165	
	∑ssj_ops / ∑pov	wer =	12,385	



Matrix Multiply in Python (1/2) In Python: for i in xrange (n): for k in xrange (n): C[i][j] += A[i][k] * B[k][j] C[i][i] += A[i][k] * B[k][i]

Matrix Multiply in Python (2/2)

```
In Python:
```

```
for i in xrange (n):
  for j in xrange (n):
    for k in xrange (n):
        C[i][j] += A[i][k] * B[k][j]
```

- Use the n1-standard-96 server in Google Cloud Engine: 2 Intel Skylake Xeon chips, 24 cores per chip
 - ✓ For 960 × 960 matrices: 5 mins
 - For 4096 × 4096 matrices: 6 hours

1-64


Going Faster

- Ch2: C version matrix multiply, 200↑
 - > Closing the abstraction gap to the hardware
- Ch3: Data level parallelism (DLP), 8↑
 - > Subword parallelism via C intrinsics
- Ch4: Instruction level parallelism, (ILP) 2[↑]
 - Loop unrolling, multiple instr issue, out-of-order execution hardware
- Ch5: Memory hierarchy optimization, 1.5↑
 - Cache blocking
- Ch6: Thread level parallelism (TLP), 12~17↑
 - Using parallel for loops in OpenMP to exploit multicore hardware



1-65

65



Pitfall: Amdahl's Law (1/2)



 <u>Pitfall</u>: Improving an aspect of a computer and expecting a proportional improvement in overall performance.

- Amdahl's Law:
 - The performance enhancement possible with a given improvement is limited by the amount that the improved feature is used.

$$\mathsf{T}_{\mathsf{improved}} = \frac{\mathsf{T}_{\mathsf{affected}}}{\mathsf{improvement}\,\mathsf{factor}} + \mathsf{T}_{\mathsf{unaffected}}$$

1-67

67

Pitfall: Amdahl's Law (2/2)

$$T_{improved} = \frac{T_{affected}}{improvement \ factor} + T_{unaffected}$$

- Example: multiply accounts for 80s/100s
 - How much improvement in multiply performance to get 4x overall?

$$\frac{100}{4} = \frac{80}{n} + 20 \implies 25 = \frac{80}{n} + 20 \implies 5 = \frac{80}{n} \implies n = 16$$

➤ How about 5x?

$$\frac{100}{5} = \frac{80}{n} + 20 \implies 20 = \frac{80}{n} + 20 \implies \text{Can't be done!}$$

Corollary: Make the common case fast!



1-68

Fallacy: Low Power at Idle

- Fallacy: Computers at low utilization use little power.
- Look back at i7 power benchmark
 - > At 100% load: 258W
 - > At 50% load: 170W (66%)
 - > At 10% load: 121W (47%)
- Google data center
 - > Mostly operates at 10% 50% load
 - > At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load



1-69

69

Fallacy: Performance vs. Energy Efficiency


- Fallacy: Designing for performance and designing for energy efficiency are unrelated goals.
- Energy is power over time.



1-70

Pitfall: MIPS as a Performance Metric (1/2) Pitfall: Using a subset of the performance equation as a performance metric. $T_{\rm C}$ Instructions Clock cycles Instruction Clock cycle MIPS: Millions of Instructions Per Second Instruction count MIPS = -Execution time × 10⁶ Instruction count Clock rate Instruction count × CPI CPI×10⁶ Clock rate 1-71

Pitfall: MIPS as a Performance Metric (2/2) $MIPS = \frac{Instruction cs.}{Execution time \times 10^6}$ Instruction count MIPS: Instruction count Instruction count × CPI × 10⁶ Doesn't account for Clock rate Differences in ISAs between computers Differences in complexity between instructions CPI varies b/t programs on a given CPU Example: For a program Measurement Computer A Computer B IC 10 billion 8 billion 4 GHz 4 GHz Clock rate 1.0 Which computer has the higher MIPS rating? Which computer is faster? 1-72



Concluding Remarks

- Cost/performance is improving
 - > Due to underlying technology development
- Hierarchical layers of abstraction
 - > In both hardware and software
- Instruction set architecture
 - > The hardware/software interface
- Execution time: the best performance measure (IC × CPI × CT)
- Power is a limiting factor
 - > Use parallelism to improve performance



1-74