

Name : Ciarán Coady  
Student Number : 17326951

## Question 1

PT1


### Instructions

ADD R1, R1, R1

NOP -, -, -

ADD R1, R1, R2

### Screenshot






Name : Ciarán Coady  
Student Number : 17326951

### PT3

#### Instruction

ST R1, R1, 00

#### Screenshot



[illegible]


Name : Ciarán Coady  
Student Number : 17326951

PT5

## Instruction

LD R1, R0, 00

## Screenshot



Name : Ciarán Coady  
Student Number : 17326951


PT6

## Instructions

ANDi R2, R2, 01

BEQZ -, R2, 08

## Screenshot



# MIPS ANIMATION : MULTIPLICATION

Instructions executed: 12  
ticks: 16

Instruction Cache

00	ADD	R1	R1	R1
04	NOP	-	-	-
08	ADD	R1	R1	R2
0C	NOP	-	-	-
10	NOP	-	-	-
14	ADD	R1	R1	R1
18	NOP	-	-	-
1C	ADD	R1	R1	R1
20	ST	R1	R1	00
24	NOP	-	-	-
28	LD	R1	R0	00
2C	NOP	-	-	-
30	J	-	-	04
34	NOP	-	-	-
38	JALR	R0	-	R0
3C	NOP	-	-	-
40	NOP	-	-	-
44	NOP	-	-	-
48	NOP	-	-	-
4C	NOP	-	-	-
50	NOP	-	-	-
54	NOP	-	-	-
58	NOP	-	-	-
5C	NOP	-	-	-
60	NOP	-	-	-
64	NOP	-	-	-
68	NOP	-	-	-
6C	NOP	-	-	-
70	NOP	-	-	-
74	NOP	-	-	-
78	NOP	-	-	-
7C	NOP	-	-	-

Branch Target Buffer

PC	38	00	PPC
PC	INV	00	PPC

Register File

R0	00	05	R2
R1	14	08	R3

Data Cache (memory)

M0	14	00	M2
M1	00	00	M3

memory address

memory data-out

memory data-in

zero

mux 1

mux 2

mux 3

mux 4

mux 5

mux 6

mux 7

mux 8

mux 9

PC

PC1

A

B

ALU

O0

INV

O1

R1:14

+4

ADD4

ADDI

SMR

NOP

JALR R0, R0

ID

EX

MA

WB

Save Configuration

Pipelining Enabled

Branch Prediction

Load Interlock

ALU Forwarding

Store Operand Forwarding

Zero Forwarding

V


Name : Ciarán Coady  
Student Number : 17326951

PT8

Instruction

J -, -, 00

Screenshot





Name : Ciarán Coady  
Student Number : 17326951


## Question 2

### Part I

Number of clock cycles needed to execute : 10

Resulting value of R1 : Hex 0x15 == 21

### Screenshot




Name : Ciarán Coady  
Student Number : 17326951

## Part II

Number of clock cycles needed to execute : 18

Resulting value of R1 : Hex 0x15 == 21

### Screenshot




Name : Ciarán Coady  
Student Number : 17326951

### Part III

Number of clock cycles needed to execute : 10

Resulting value of R1 : Hex 0x06 == 6

### Screenshot



### Explain in detail why the results and number of clock cycles are different?

The number of clock cycles are different because in part 1 we have alu forwarding enabled. This means that we can immediately get access to the result of the alu operation after its is completed. This is facilitated by O0 and O1. This means that we can get the new values in the following instruction executions even before it has been written back, thus preventing data hazards and/or pipeline stalls.

In part 2 with alu interlock we have no such facility, and thus whenever an instruction is executed, we must wait for the alu operation to be written back (in the case where we have a data dependency) before we can continue with the next operation. This results in the same number of instructions taking more cycles to execute due to these pipeline stalls while waiting for the write back to be completed.

Regardless of execution time, we obtain the correct answer in both parts I and II. This is because we ensure that we use the most up to date version of each register and give adequate time for updates to propagate.

Name : Ciarán Coady  
Student Number : 17326951

In part III, it takes the same amount of cycles as part I, but we do not care whether updates have propagated, thus we get an incorrect answer as we proceeded ahead with alu operations even though the results of the last alu operation have not been given time to update the registers.


### Question 3

#### Part I

Number of instructions : 38

Number of clock cycles : 50

#### Screenshot



#### Why are these numbers not equal?

The numbers are not equal because of pipeline stalls. Before the pipeline has been filled (at the beginning of execution) we have stalls, the number of stalls is equal to the number of stages in the pipeline, so this case 4.

There is data dependency between instruction LD R2, R0, 00 and SRLi R2, R2, 01 as the load instruction takes 2 cycles to put the value from memory into O1. These instructions get executed 4 times each so that's 4 more stalls.

The branch instructions cause stalls when the branch prediction is incorrect. This happens a total of 4 times between all the branch instructions. This gives us a total of  $4+4+4 = 12$  stalls, which accounts for the discrepancy in clock cycles vs instructions.

This is because in this example we have turned off predictive branching. Now every time we hit a branch instruction it will always cause a pipeline stall unless the branch is not taken, in which case program execution will just continue. More stalls occur as we must compute the branch offset rather than predicting the jump as we could do before with the branch target buffer. In this case we have 3 extra stalls compared to part I giving us a total of 15 stalls.

Name : Ciarán Coady  
Student Number : 17326951

### Part III

Number of instructions : 38

Number of clock cycles : 46

### Screenshot

