

DDRFW-UTIL for DDR sanity check

Agenda

1 DDRFW-UTIL overview

2 Hands-on build DDRFW-UTILS & run DDR tests

3 Adapt DDRFW-UTIL to your board



DDRFW-UTIL Overview



DDRFW-UTIL overview

• DDRFW-UTIL, a firmware for DDR initialization and DDR tests

- When these tests should be run?
 - At bring-up phase for board sanity-check of DDR bus for confidence prior to production
 - Default test parameters meant to catch low-margin timings of the PCB over the STM32MP1 temperature range
 - DDR errors, to pin-point the root cause but

Does not happen when PCB designers respects "AN5692 STM32MP13x lines DDR memory routing guidelines"



Tests

- Basic tests: These simple and running fast tests are intended to capture the major configuration or hardware issues showing off immediately.
- Intensive tests: These tests use extensive coverage of data and address patterns for noise and high SSO conditions, high throughput traffic or interleaved read/write.
- Stress tests: These tests are intensive and executed with stretched conditions

DDRFW-UTIL overview


TEST	TEST NAME	TYPE	DESCRIPTION
1	Simple Databus	Basic	Verifies each data bus signal can be driven high at the given address.
2	Databus Walking 0	Basic	Verifies each data bus signal can be driven low.
3	Databus Walking 1	Basic	Verifies each data bus signal can be driven high.
4	Address Bus	Basic	Verifies each address bus line in a memory region by performing a walking 1 test on the relevant address bits and checking for aliasing.
5	Mem Device	Intensive	Performs read/write over an entire memory region. Each data bit is written and read back with 0 and 1 values.
6	Simultaneous Switching Output	Intensive	Stresses the data bus over an address range by doing simultaneous switching output. Writes a pseudo-random value and reads it back.
7	Noise	Intensive	Verifies read/write while forcing switching of all data bus lines.
8	Noise Burst	Intensive	Verifies read/write while forcing switching of all data bus lines (test based on 8-word bursts).
9	Random	Intensive	Verifies read/write with a pseudo-random value on one region.
10	Frequency Selective Pattern	Intensive with stress	Stresses data bus by performing successive write 8-word burst operations using mostly zero/one patterns and frequency divider patterns (F/1, F/2, F/4) for 16 and 32 data bus width.
11	Block sequential	Intensive	Well known user-space memory tester adapted.
12	Checkerboard		
13	Bit spread		
14	Bit flip		
15	Walking ones		
16	Walking zeroes		
17	Infinite read	Basic	Performs an infinite read for a specific pattern (for debug and lab usage only, not visible).
18	Infinite write	Basic	Performs an infinite write access to DDR (for debug and lab usage only, not visible).



DDRFW-UTIL overview

Project architecture

- Firmware delivered as a STM32CubeIDE project, can be generated under Windows OS.
- Source code can be adapted to PCB
- Use same drivers as Azure-RTOS STM32MP13 bare metal.






DDRFW-UTIL overview

HW connection for test control in DDRFW-UTIL console

- UART communication is handled either by the ST-LINK VCP, or by a dedicated port.
- By default, UART4 with Bps=115200 Bit=8 Parity=None Stop=1, UART can be changed in DDRFW-UTIL sources





Hands-on Build DDRFW-UTIL and run DDR tests




Objectives

Run the DDR tests on STM32MP135F-DK board




 Extract C:\ST_Workshop\STM32DDRFW-UTIL_for_STM32MP135C-DK.zip in C:\ST_Workshop\

 Open STM32MP135C-DK_DDR_UTILITIES STM32CubeIDE project










Build the firmware


Note: at that stage, DDRFW-UTIL source code must be adapted to customer PCB for settings for UART, STPMIC I2C, PLL frequency of DDR controller






Setup

- Set boot pin in developer mode
- Keep console opened
- Reset the board






Red LED & screen is black





Run DDRFW-UTIL

Create & start a debug session






Run DDRFW-UTIL

workspace 1.12.0 - STM32MP135C-DK_DDR_UTILITIES_A7/User/main.c - STM32CubelDE

start DDRFW-UTIL



Note: Debug loads FW in SYRAM via STLINK SWD Fw is breaked at main()



DDRFW-UTIL Commands

Commands of DDRFW-UTIL

```
COM5 - Tera Term VT
                                                                                         X
File Edit Setup Control Window Help
he lp
commands:
he lp
                                 displays help
                                 displays DDR information changes DDR information
info
info <param> <val>
      with <param> = step, name, size or speed
displays the DDR PHY frequency in kHz
<freq> changes the DDR PHY frequency
freq
freg (freg)
                                 prints input parameters edits parameters in step 0
param [type|reg]
param (reg) (val)
print [type|reg]
edit <reg> <val>
                                 dumps registers
modifies one register
                                 output formated DDR regs to be saved
save
                                 lists the available step
step
step (n)
                                 go to the step <n>
                                 goes to the next step
continues the DDR TOOL execution
next
                                 reboots machine
reset
lists (with help) or executes test (n)
with for [type|reg]:
  all registers if absent
  \langle type \rangle = ctl, phy
             or one category (static, timing, map, perf, dyn)
  <reg> = name of the register
DDR>
```



DDRFW-UTIL commands

Other DDR Ctrl commands for debug

DDR>print see register value

dfitmg0= 0x02050105 dfitmg1= 0x00000202

lfiupd0= 0xc0400003

|fiupd1= 0x00000000

dfilpcfg0= 0x07000000

The "print" and "edit" directly access the CTRL and PHY registers

DDR>save Tera Term - [disconnected] VT To save in xxx-template.h format File Edit Setup Control Window Help DDR>print =ctl.static== mstr= 0x00040401 COM5 - Tera Term VT mrctr10= 0x00000010 mrctrl1= 0x00000000 File Edit Setup Control Window Help lerateen= 0x00000000 derateint= 0x00800000 pwrctl= 0x00000000 /* DDR REG VALUES TO BE SAVED */
#define DDR_MEM_NAME "DDR3-1066 bin F 1x4Gb 533MHz v1.53"
#define DDR_MEM_SPEED 533000
#define DDR_MEM_SIZE 0x20000000 pwrtmg= 0x00400010 hwlpctl= 0x00000000 rfsĥct10= 0x00210000 rfshct13= 0x00000000 crcparct10= 0x00000000 gct10= 0xc2000040 /* ctl.static */ #define DDR_MSTR 0x00040001

#define DDR_MRCTRL0 0x00000010 #define DDR_MRCTRL1 0×00000000

#define DDR_DERATEEN 0×00000000

#define DDR_PWRCTL 0×00000000 #define DDR_PWRTMG 0x00402010 tdefine DDR HWLPCTL 0x00000003 define DDR RFSHCTL0 0x00210000 define DDR_CRCPARCTL0 0×00000000 define DDR ZQCTL0 0x02000040 define DDR DFITMG0 0x07020002

#define DDR_DERATEINT 0x00800000

define DDR_DFILPCFG0 0x07000000 tdefine DDR_DFIUPD0 0x00400003

DDR>param To change value before initialization

```
🔍 COM5 - Tera Term VT
File Edit Setup Control Window Help
param ptr0 0
ptru= uxuuuuuud00
```



Run DDR test

sanity check of customer PCB

DDR>step 3 First initialize DDR controller

```
Run all the tests
 COM5 - Tera Term VT
File Edit Setup Control Window Help
                                                                                                                 ×
                                             COM5 - Tera Term VT
step = v : DDR_RESET
                                            <u>File Edit Setup Control Window Help</u>
name = DDR3-1066 bin F 1x4Gb 533MHz v1.53
size = 0 \times 200000000
                                            test 0
speed = 533000 kHz
                                            invalid step 0:DDR_RESET expecting 3:DDR_READY
DDR>
                                            DDR>step 3
                                            step to 3:DDR_READY
DDR>step
                                            1:DDR CTRL INIT DONE
                                            2:DDR PHY INIT DONE
1:DDR_CTRL_INIT_DONE
2:DDR_PHY_INIT_DONE
                                            3:DDR READY
3:DDR_READY
                                            DDR>test Ø
                                            result 1:Test Simple DataBus = Passed
                                            result 2:Test DataBusWalking0 = Passed
                                            result 3:Test DataBusWalking1 = Passed
step to 3:DDR_READY
                                            result 4:Test AddressBus = Passed
                                            result 5:Test MemDevice = Passed
2:DDR_PHY_INIT_DONE
                                            result 6:Test SimultaneousSwitchingOutput = Passed
3:DDR_READY
DDR>
                                            result 7:Test Noise = Passed
                                            result 8:Test NoiseBurst = Passed
                                            result 9:Test Random = Passed
                                            result 10:Test FrequencySelectivePattern = Passed
                                            result 11:Test BlockSequential = Passed
                                            result 12:Test Checkerboard = Passed
                                            result 13:Test BitSpread = Passed
                                            result 14:Test BitFlip = Passed
                                            result 15:Test WalkingZeroes = Passed
                                            result 16:Test WalkingOnes = Passed
                                            Result: Pass [Test All̃]
```

DDR > test 0

Run DDR test

Check the memory integrity, the bus

Test the integrity of a physical memory
 Check each bit of the memory of first 100Mbytes (set 0 and 1)
 DDR> test 5 0x6400000 0xC0000000




Test the Simultaneous Switching Output.
 Verifies successive reads and writes to the same memory word, holding one bit constant while toggling all other data bits simultaneously
 Over the first 512 Kbytes
 DDR> test 6 0x80000 0xC0000000

Test the data bus
 Verifies each data line by walking 1 on fixed address.
 Test the data bus wiring in a memory region by performing a walking 1's test at a fixed address within that region.
 DDR> test 1 0xC0000000



DDRFW-UTIL in standalone

- DDRFW-UTIL started in SYSRAM by USB DFU ROM code
 - Set boot pin to Boot from USB, connect CN7 USB OTG cable to PC
 - Use the .stm32 with STM32CubeProgrammer
- cd C:"\Program Files"\STMicroelectronics\STM32Cube\STM32CubeProgrammer\bin






• STM32_Programmer_CLI.exe -c port=usb1 -w C:\ST_Workshop\utilities-ddr_STM32MP135C-DK\DDR_Tool\STM32MP135C-DK\DDR_UTILITIES_A7\DK\STM32MP135C-DK_DDR_UTILITIES_A7.stm32 0x01 --start 0x01



```
    Administrator: Command Prompt - STM32_Programmer_CLl.exe -c port=usb1 -w C:\Users\combette\MP13_workshop_23\STM32DDRFW-UTIL_for_STM... − □ ×
Device name
evice type : MPU
  vice CPU : Cortex-A7
 :\Program Files\STMicroelectronics\STM32Cube\STM32CubeProgrammer\bin>STM32_Programmer_CLI.exe -c port=usb1 -w C:\Users
  mbette\MP13_workshop_23\STM32DDRFW-UTIL_for_STM32MP135C-DK\utilities-ddr\Binaries\STM32MP135C-DK_DDR_UTILITIES_A7\STM
 MP135C-DK_DDR_UTILITIES_A7_signed.stm32 0x01 --start 0x01
                       STM32CubeProgrammer v2.12.0
          : High Speed (480MBit/s)
           : STMicroelectronics
           : DFU in HS Mode @Device ID /0x501, @Revision ID /0x1003
             002C000C3232511538303631
  vice name : STM32MP13xx
Device type : MPU
 vision ID : --
 vice CPU : Cortex-A7
  ening and parsing file: STM32MP135C-DK_DDR_UTILITIES_A7_signed.stm32
                : STM32MP135C-DK_DDR_UTILITIES_A7_signed.stm32
 Partition ID : 0x01
 ownload in Progress:
```






Adapt DDRFW-UTIL to your board



Possible DDRFW-UTIL modifications





<utilities-ddr STM32MP135C-DK> README.md <Binaries> <STM32MP135C-DK DDR UTILITIES A7> STM32MP135C-DK DDR UTILITIES A7 signed.stm32 (to be loaded on SDCARD or via USB DFU) <DDR Tool> <Common> <inc> stm32mp util def.h system time.h log.h <Src> system time.c syscalls.c <STM32MP135C-DK> <Inc> ddr tests.h ddr tool.h ddr tool util.h main.h RTE Components h stm32 device hal.h stm32mp13xx-util-ddr3-4Gb-template.h (DDR registers setting given as example) stm32mp13xx disco conf.h stm32mp13xx hal conf.h stm32mp13xx it.h (given as example) stm32mp13xx-util-lpddr2-4Gb-template.h stm32mp13xx-util-lpddr3-4Gb-template.h (given as example) (to be adapted for customize board) stm32mp util conf.h stm32mp util ddr conf.h (select DDR according to board memory) <Src> (common file that implements all DDR tests) ddr tool.c (common file that implements HAL DDR Interactive function with all available tool commands) (board specific file that handles yart communication) ddr tool util.c stm32mp13xx_hal_msp.c stm32mp13xx it.c <STM32MP135C-DK_DDR_UTILITIES_A7> stm32mp13xx a7 sysram.ld .project .cproject <Drivers> <STM32MP13xx DISCO> <CMSIS> <MP1> <Device>

<STM32MP13xx> (board specific file that handles stpmic regulators and i2C, leds)

<STM32MP13xx HAL Driver>

Customize to PCB

DDR PHY reg values depending on DDR settings for UART, PMIC I2C PLL frequency of DDR controller


```
stm32mp_util... × 🕝 stm32mp13xx_...
                                       c stm32mp13xx_...
     #define UTIL_PLL2_P
     #define UTIL PLL2 Q
     #define UTIL_PLL2_R
     #define UTIL PLL2 FRACV
                                 0x1400
 35 #define UTIL PLL2 MODE
                                 RCC PLL FRACTIONAL
     #define UTIL_PLL2_DIVN_MIN 24
     #define UTIL_PLL2_DIVN_MAX 199
     /* UART related configuration */
     #define UTIL UART INSTANCE
                                       UTIL_UART4
                                       GPIO PIN 6
     #define UTIL UART TX PIN
                                       UTIL_GPIOD
     #define UTIL_UART_TX_GPIO_PORT
  43 #define UTIL UART TX AF
                                       GPIO AF8 UART4
     #define UTIL UART RX PIN
                                       GPIO PIN 8
     #define UTIL UART RX GPIO PORT
                                       UTIL GPIOD
     #define UTIL_UART_RX_AF
                                       GPIO AF8 UART4
     #define UTIL UART BAUDRATE
                                       115200
     #define UTIL_UART_WORDLENGTH
                                       UART WORDLENGTH 8B
                                       UART STOPBITS 1
     #define UTIL UART STOPBITS
  50 #define UTIL UART PARITY
                                       UART PARITY NONE
     #define UTIL UART HWFLOWCTL
                                       UART_HWCONTROL_NONE
     #define UTIL_UART_MODE
                                       UART MODE TX RX
     #define UTIL UART OVERSAMPLING
                                       UART OVERSAMPLING 16
     /* PMIC related configuration */
     #define UTIL_USE_PMIC
    #define UTIL PMIC I2C PORT
                                               UTIL I2C4
 58 #define UTIL_PMIC_I2C_SCL_PIN
                                               GPIO PIN 15
     #define UTIL PMIC I2C SCL GPIO PORT
                                               UTIL GPIOE
```




Project

For new DDR memory type / frequency : create a new xxx-template.h with the help of STM32CubeMX

1 Open new project with STM32CubeMx




2 Set DDR frequency






3 set DDR type, size, seed/grade, impedances



5 Copy DDR Setup .dtsi file -> new xxx-template.h file



6 report the PLL2 setting -> in stm32_util_conf.h

