

PES University, Bengaluru

(Established under Karnataka Act 16 of 2013)

END SEMESTER ASSESSMENT (ESA) - DEC 2023

UE21EC251B - Digital VLSI Design

Total Marks: 100.0

1.a. Derive the expression for critical voltages in CMOS inverter along with Voltage transfer charactaristics (10.0 Marks)

1.b. Write the transistor level schmatic for the expression Y=A(B+C) (10.0 Marks)

2.a. With the neat labelled diagram explain the nMOS fabrication process (10.0 Marks)

about:blank 1/4

2.b. Draw the schematic and layout of 3 input AND gate

(10.0 Marks)

(10.0 Marks)


A company in Urbana, IL called Prairie Technology has access to a CMOS fabrication process with the device parameters listed below.

$$\mu_n \ C_{ox} = 120 \ \mu \text{A/V}^2$$
 $\mu_p \ C_{ox} = 60 \ \mu \text{A/V}^2$
 $L = 0.6 \ \mu \text{m}$ for both nMOS and pMOS devices
 $V_{70,n} = 0.8 \ \text{V}$
 $V_{70,p} = -1.0 \ \text{V}$
 $W_{min} = 1.2 \ \mu \text{m}$

3.a.

Design a CMOS inverter by determining the channel widths W_n and W_p of the nMOS and pMOS transistors, to meet the following performance specifications.

 V_{th} = 1.5 V for V_{DD} = 3 V,
 Propagation delay times τ*_{PHL} ≤ 0.2 ns and τ*_{PLH} ≤ 0.15 ns,
 A falling delay of 0.35 ns for an output transition from 2 V to 0.5 V, assuming a combined output load capacitance of 300fF and ideal step input.



Calculate Elmore delay at node 5

(6.0 Marks)

3.c. Draw the circuit and explain ring oscillator	(4.0 Marks)
4.a. With the help of block and timing diagram explain th	ne following
sequencing methods	ic ronowing
FF Two phase latch pulsed latches	(10.0 Marks)
4.b. Write the transistor level schematic of the following	sequential circuit (10.0 Marks)

about:blank 3/4

ᆫ	$\overline{}$
_	_

5.a. Use transmission gate and write the schematic of the following expression i 2:1 mux

ii 6T implementation of 2 input XOR gate iii. F=AB+A'C'+AB'C

(10.0 Marks)

5.b. Explain the working of 6TSRAM

(10.0 Marks)

about:blank 4/4