



END SEMESTER ASSESSMENT (ESA) - JULY - 2023

UE21EC251B - Digital VLSI Design

Total Marks : 100.0

1.a. With the help of CMOS inverter VTC indicating regions of operation and derive the expression of V_{IL} , V_{IH} , V_{OH} and V_{OL} (10.0 Marks)

1.b. For two input NAND write the schematic using BICMOS logic structure (6.0 Marks)

1.c. Consider a resistive load inverter circuit with $V_{DD}=5V$ $K_n'=20\mu A/V^2$ $V_{to}=0.8V$ $R_L=200K\Omega$ $W/L=2$ calculate the critical voltages V_{OL} V_{OH} (4.0 Marks)

2.a. Write the processing steps for fabricating n-type MOS transistor (10.0 Marks)

2.b. Write the schematic and layout diagram two input NOR gate (10.0 Marks)


3.a. A company in Urbana, IL called Prairie Technology has access to a CMOS fabrication process with the device parameters listed below. (10.0 Marks)

$$\begin{aligned}\mu_n C_{ox} &= 120 \mu\text{A}/\text{V}^2 \\ \mu_p C_{ox} &= 60 \mu\text{A}/\text{V}^2 \\ L &= 0.6 \mu\text{m} \text{ for both nMOS and pMOS devices} \\ V_{T0,n} &= 0.8 \text{ V} \\ V_{T0,p} &= -1.0 \text{ V} \\ W_{min} &= 1.2 \mu\text{m}\end{aligned}$$

Design a CMOS inverter by determining the channel widths W_n and W_p of the nMOS and pMOS transistors, to meet the following performance specifications.

- $V_{th} = 1.5 \text{ V}$ for $V_{DD} = 3 \text{ V}$,
- Propagation delay times $\tau_{PHL}^* \leq 0.2 \text{ ns}$ and $\tau_{PLH}^* \leq 0.15 \text{ ns}$,
- A falling delay of 0.35 ns for an output transition from 2 V to 0.5 V , assuming a combined output load capacitance of 300fF and ideal step input.

3.b. With the help of schematic, waveforms and design equation explain CMOS ring oscillator (6.0 Marks)



Calculate Elmore delay at node 7

(4.0 Marks)

4.a. With the help of schematic diagram explain CMOS implementation of D-latch
(7.0 Marks)

4.b. Write the transistor schematic of AOI-based implementation of the clocked
NOR-based SR latch circuit.
(5.0 Marks)

4.c. with the help of block and timing diagrams explain the following sequencing methods for MAX delay constraints

i. FF

ii Two phase latches

iii Pulsed latches

(8.0 Marks)

5.a. Use transmission gate and write the schematic of the following expression

i 2:1 mux

ii 6T implementation of 2 input XOR gate

iii. $F = AB + A'C' + AB'C$

(10.0 Marks)

5.b. Explain the working of FULL CMOS 6T SRAM and explain the read0 operation and its design strategy

(10.0 Marks)