

Homework Assignment #1

Instructor: Chixiao Chen

Name: , FudanID:

- This HW counts 15% of your final score, please treat it carefully.
- Please submit the electronic copy via mail: cxchen@fudan.edu.cn before 03/23/2019 11:59pm.
- It is encouraged to use L^AT_EX to edit it, the source code of the assignment is available via: <https://www.overleaf.com/read/fgtznxwhfrss>
- You can also open it by Office Word, and save it as a .doc file for easy editing. Also, you can print it out, complete it and scan it by your cellphone.
- Problem 2 needs verilog/SV simulation. If you do not have a local verilog simulator, please use an online tool: <https://www.edaplayground.com/>, you need register for save.
- You can answer the assignment either in Chinese or English

Problem 1: Translation from C code to Assembly Code

(20+20=40 points)

(a) Please translate the following C code into assembly language, using the RV32I instruction set shown in Appendix I.

(b) When using the compressed version in Appendix II, how many bytes will be saved ?

```
int b;    // b is a global variable
```

```
void multiplier (int a){  
    int i, result;  
    for (i = 0; i<b; i++){  
        result=result+a;  
    }  
}
```

Solution:

Problem 2: Verilog/System Verilog for a Register File

(20+20+20=60 points)

As the R-type, I-type, and S-type indicate, the RISC-V has a uniform register file (RF) design. If you are the verilog engineer who is asked to design a VERY **SIMPLE** version of the RV32I RF, please complete the problems below.

- (a) How many ports should the RF have? What about their direction (input/output/inout)? Please use a table to illustrate it.
- (b) Write a verilog/SV RTL for the RF. (hint: 32 32-bit integer registers and zero register is always zero.)
- (c) Write a testbench for the RF in verilog/SV to perform the following assembly code. Please also include the simulated waveform in your solution.

```
addi x11, x0, 31
addi x12, x0, -60
add  x15, x11, x12
```

Solution:

Appendix I:

RV32I Base Instruction Set

imm[31:12]					rd	0110111	LUI
imm[31:12]					rd	0010111	AUIPC
imm[20 10:1 11 19:12]					rd	1101111	JAL
imm[11:0]			rs1	000	rd	1100111	JALR
imm[12 10:5]		rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]		rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]		rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]		rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]		rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]		rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]			rs1	000	rd	0000011	LB
imm[11:0]			rs1	001	rd	0000011	LH
imm[11:0]			rs1	010	rd	0000011	LW
imm[11:0]			rs1	100	rd	0000011	LBU
imm[11:0]			rs1	101	rd	0000011	LHU
imm[11:5]		rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]		rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]		rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]			rs1	000	rd	0010011	ADDI
imm[11:0]			rs1	010	rd	0010011	SLTI
imm[11:0]			rs1	011	rd	0010011	SLTIU
imm[11:0]			rs1	100	rd	0010011	XORI
imm[11:0]			rs1	110	rd	0010011	ORI
imm[11:0]			rs1	111	rd	0010011	ANDI
0000000		shamt	rs1	001	rd	0010011	SLLI
0000000		shamt	rs1	101	rd	0010011	SRLI
0100000		shamt	rs1	101	rd	0010011	SRAI
0000000		rs2	rs1	000	rd	0110011	ADD
0100000		rs2	rs1	000	rd	0110011	SUB
0000000		rs2	rs1	001	rd	0110011	SLL
0000000		rs2	rs1	010	rd	0110011	SLT
0000000		rs2	rs1	011	rd	0110011	SLTU
0000000		rs2	rs1	100	rd	0110011	XOR
0000000		rs2	rs1	101	rd	0110011	SRL
0100000		rs2	rs1	101	rd	0110011	SRA
0000000		rs2	rs1	110	rd	0110011	OR
0000000		rs2	rs1	111	rd	0110011	AND
0000	pred	succ	00000	000	00000	0001111	FENCE
0000	0000	0000	00000	001	00000	0001111	FENCE.I
0000000000000			00000	000	00000	1110011	ECALL
0000000000001			00000	000	00000	1110011	EBREAK
csr			rs1	001	rd	1110011	CSRRW
csr			rs1	010	rd	1110011	CSRRS
csr			rs1	011	rd	1110011	CSRRC
csr			zimm	101	rd	1110011	CSRRWI
csr			zimm	110	rd	1110011	CSRRSI
csr			zimm	111	rd	1110011	CSRRCI

Figure 1: RV32I RISC-V Instruction Set

Appendix II:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
000	0										0	00	<i>Illegal instruction</i>			
000	nzuimm[5:4 9:6 2 3]										rd'	00	C.ADDI4SPN (<i>RES, nzuimm=0</i>)			
001	uimm[5:3]			rs1'			uimm[7:6]			rd'	00	C.FLD (<i>RV32/64</i>)				
001	uimm[5:4 8]			rs1'			uimm[7:6]			rd'	00	C.LQ (<i>RV128</i>)				
010	uimm[5:3]			rs1'			uimm[2:6]			rd'	00	C.LW				
011	uimm[5:3]			rs1'			uimm[2:6]			rd'	00	C.FLW (<i>RV32</i>)				
011	uimm[5:3]			rs1'			uimm[7:6]			rd'	00	C.LD (<i>RV64/128</i>)				
100	—											00	<i>Reserved</i>			
101	uimm[5:3]			rs1'			uimm[7:6]			rs2'	00	C.FSD (<i>RV32/64</i>)				
101	uimm[5:4 8]			rs1'			uimm[7:6]			rs2'	00	C.SQ (<i>RV128</i>)				
110	uimm[5:3]			rs1'			uimm[2:6]			rs2'	00	C.SW				
111	uimm[5:3]			rs1'			uimm[2:6]			rs2'	00	C.FSW (<i>RV32</i>)				
111	uimm[5:3]			rs1'			uimm[7:6]			rs2'	00	C.SD (<i>RV64/128</i>)				

Figure 2: Compressed RISC-V Instruction Set