# 模拟与数字电路

#### **Analog and Digital Circuits**



课程主页 扫一扫

第 五 讲: 基于卡诺图的化简,组合逻辑


Lecture 5: K-map Logic Simplification

主 讲: 陈迟晓


Instructor: Chixiao Chen

#### 提纲


- 复习
  - 写出右图的逻辑表达式
  - 对该表达式化简
  - 译码器和编码器的区别?
- 卡诺图
- 基于卡诺图的化简
- 组合逻辑
- 基于级联思想的复杂逻辑实现



#### 从真值表到卡诺图



Four Variable K-Map




• 最小项:包含全部变量的乘积项,且变量仅出现一次

• 卡诺图:将n 变量的全部最小项各用一个小方块表示,并使具有逻辑相邻性的最小项在几何位置上也相邻在几何位置上的根据,所得图地排列起来,所得图形叫做卡诺图

#### 从SOP表达式到卡诺图

- 乘积项值为1,则在卡诺图对应位置填1
- 例题  $\overline{ABCD} + \overline{ABCD} + \overline{ABCD}$




• 注意此处表达式为标准SOP格式

# 从SOP表达式到卡诺图


- 非标准SOP表达式 => 卡诺图
- 例题  $\overline{A} + A\overline{B} + AB\overline{C}$





$\overline{A}$	$A\overline{B}$	$AB\overline{C} = 110$
$\overline{A}BC = 011$	$A\overline{B}C=101$	
$\overline{A}B\overline{C} = 010$	$A\overline{B}\overline{C} = 100$	
$\overline{A}\overline{B}C = 001$		
$\overline{A}\overline{B}\overline{C} = 000$		





• 例子






















- 如何得到最简SOP表达式
  - 圈出 1 之后, 找出圈内没有改变的变量并保留
  - 一组必须包含1,2,4,8,16...个1
    - 例: 将如下卡诺图化简为最简SOP表达式




- 直接由真值表化简
  - 例:






- Don't care 情形
  - 有时某种变量组合不被允许。 这种情况下在卡诺图和真值表 中用"X"表示


(1) 任何2个标1的相邻最小项,可以合并为一项,并消去1个变量(消去互为反变量的因子,保留公因子)







$$\overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}\overline{C}D = \overline{B}\overline{C}D$$

(2) 任何4个标1的相邻最小项,可以合并为一项,并消去2个变量






(3) 任何8个标1的相邻最小项,可以合并为一项, 并消去3个变量



(3) 任何8个标1的相邻最小项,可以合并为一项, 并消去3个变量



#### 卡诺图化简原则

- 卡诺图尽可能圈大, 先圈大后圈小
- 每个圈只能含有2<sup>n</sup>个相邻项。要特别注意对边相邻性和四角相邻性
- 圈的个数尽量少
- 卡诺图中<u>所有取值为1的方格都要被圈过</u>,即不能漏掉取值为1的最小项
- 将每一个圈对应的与项进行逻辑加, 即得到与或表达式。


# 例题

【例1】用卡诺图化简逻辑函数


F(A, B, C)=∑(1, 2, 3, 6, 7)的最简与或表达式。

解: 1. 画出函数F的

三变量卡诺图。



2.把函数F表达中出现的最小项,在卡诺图对应小方格中填上1,其余方格填0(常不填)。



4.写与或表达式

 $F(A, B, C) = \sum (1, 2, 3, 6, 7) = \overline{A}C + B$ 

#### 例题

#### 【例2】用卡诺图化简函数

 $F(A,B,C,D) = \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD}$ 解:根据最小项

的编号规则,可知


 $F=m_3+m_9+m_{11}+m_{13}$ °

得卡诺图。


 $F = A\overline{C}D + \overline{B}CD$ 


AB	CD	00	01	11	10
	00	0	1	13	2
	01	4	5	7	6
	11	12	113	15	14
D	10	8	10	$\bigcap_{11}$	10


例题



# BCD-7段显示译码器









Digit	A	В	С	D	a	b	c	d	e	f	g
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	0	1	0	0	0	0	0
7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	0	1	0	0

# BCD-7段显示译码器 - 卡诺图化简




#### 组和逻辑 Combinational Logic

• 定义:任一时刻的输出状态 只取决于该时刻的输入状态 的组合,而与电路的以前状态无关。电路只是由门电路 组成,没有记忆单元,也没有反馈电路。




#### Exclusive-OR Gate


• 真值表



• 基于SOP/CMOS的表达式




• 非CMOS电路的XOR实现




#### 半加器 Half Adder


• 两个1bit 输入,一个2bit 输入出的无符号加法器


	Trutl	ı Table		
Input		Output		
A	В	Sum	Carry	
0	0	0	0	
0	1	1	0	
1	0	1	0	
1	1	0	1	



#### Two Bit Adder (continued)







1's on diagonal suggest XOR! Y K-Map not minimal as drawn

$$Z = BD' + B'D = BxorD$$

gate count reduced if XOR available 问题:


如果输入 位宽越来 越宽?是 否仍然使 用卡诺图 进行优化?

答案: NO

#### n-bit 加法器

• Design an n-bit binary adder which performs the addition of two n-bit binary numbers and generates a n-bit sum and a carry out.

• Example: Let n=4




• 存在一种单元电路,可以通过这种电路的级联来完成n-bit加法器


# 全加器

• 真值表 --> 卡诺图

• C<sub>i+1</sub>:



• S<sub>i</sub>:



$A_i$	$B_{i}$	$C_{i}$	$S_i$	$C_{i+1}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1

0

#### ■Boolean equations:

$$S_i = A_i B_i' C_i' + A_i' B_i' C_i + A_i' B_i C_i' + A_i B_i C_i$$

$$= A_i \oplus B_i \oplus C_i$$

