



先进封装与集成芯片

Advanced Package and Integrated Chips



Lecture 2 : Damascene, 2.5D Integration
Instructor: Chixiao Chen, Ph. D



Schedule

- From 2.26 to 6.10
 - 4 weeks for Advanced Packaging
 - 4 weeks for die-to-die circuit design
 - 3 weeks for integrated chips system
- Project and Presentation: May 27/Jun 3 & 10
 - 5.27 is 校庆日, to be determined (TBD)
 - 6.10 is 端午节, 放假
- CICC Week (April 21-24)
- ISCAS Week (May 19-22)
- 清明节、劳动节 do not affect us so far.

第二学期 2024年2月18日至2024年6月29日

周次	日	一	二	三	四	五	六	备 注
0	2/18	19	20	21	22	23	24	
1	25	26	27	28	29	3/1	2	
2	3	4	5	6	7	8	9	
3	10	11	12	13	14	15	16	
4	17	18	19	20	21	22	23	
5	24	25	26	27	28	29	30	
6	31	4/1	2	3	4	5	6	
7	7	8	9	10	11	12	13	
8	14	15	16	17	18	19	20	
9	21	22	23	24	25	26	27	
10	28	29	30	5/1	2	3	4	
11	5	6	7	8	9	10	11	
12	12	13	14	15	16	17	18	
13	19	20	21	22	23	24	25	
14	26	27	28	29	30	31	6/1	
15	2	3	4	5	6	7	8	
16	9	10	11	12	13	14	15	
17	16	17	18	19	20	21	22	
18	23	24	25	26	27	28	29	


9. 本科生线上申请补考, 2月21日至25日补考, 2月25日注册, 2月26日上课。
10. 研究生线上申请补考, 2月21日至25日补考, 2月23日注册, 2月26日上课。
11. 妇女节、清明节、劳动节、青年节及端午节放假以学校办通知为准。
12. 5月17日、18日第62届校田径运动会暨第5届教工趣味运动会, 5月17日停课一天。
13. 5月27日建校119周年, 开展校庆学术活动等。
14. 2024届本科生、研究生毕业典礼于第17周举行。
15. 通识教育课程考试安排在第16周, 第17、18周为停课考试周。
16. 第二学期于2024年6月29日结束, 共计18教学周(包括考试)。
17. 2024年6月30日起开展各类本科生暑期教学活动, 研究生FIST课程、暑期学校等。
18. 研究生寒假、暑假时间由院系和导师根据培养计划妥善安排。
19. 教职工原则上每学期提前一周上班, 延后一周开始寒暑假轮休。具体时间安排由学校办另行通知。

Overview



- Review of Integrated Chips Structure
- Damascene process and its application in Advanced Package
- 2.5D (2.xD) Integration technologies
 - Silicon TSV interposer
 - Fan Out and RDL
 - Silicon bridge

A Deep Dive on SOTA AI Chips




Why copper (Cu) interconnect ?

- Advantage of Cu interconnect
 - better conductivity (37%)
 - much less susceptibility to electromigration (10x)
 - enhanced heat dissipation (60%)

➤ Why do not use Cu in CMOS technology

initially?

- Diffuse Silicon/SiO₂ (i.e. poisonous for devices)
- Difficult (even impossible) to etch by plasma
- Quickly oxidizes in air



Key idea of Damascene Process

- IBM introduces Damascene Process, forming Cu interconnect, in 1990
- Why called it Damascene?
 - To make intricately patterned, highly polished steel that was used for swords and knives, metal-smiths in Damascus developed a specific technology.
 - Now, Damascus is the capital of modern Syria.
- Key idea of Damascene Process
 - Replace the copper etching with Chemical Mechanical Planarization
 - Insert a special barrier, typciall Ta, TaN, TiN, TiW, to stop copper diffusion



Single Damascene Process

1. Dielectric (SiO_2/SiN) Deposition
2. Photolithography and Dielectric Etching, leaving trenches/vias
3. Barrier layer (TiN) deposition
4. Copper deposition by electroplating or chemical vapor deposition
 - Two step: thin seed layer + thick layer

5. Chemical-Mechanical Polishing (CMP), remove the excess

Note: TiN is conductor. Damascene is additive.




Fig. 2: Single Damascene Process Steps [1]

Dual Damascene Process

➤ Motivation: making the inter-layer vias without separate via process.

1. Two layer Dielectric Deposition
2. Trench etching (upper layer) using lithography and plasma etching
3. Via etching (lower oxide layer)
4. Barrier layer (TiN) deposition
5. Two step copper deposition
6. Chemical-Mechanical Polishing (CMP), remove the excess copper





Fig. 4:Trench First then Trench [4]

The Damascene Process in TSV fabrication




- A similar process is applied for TSV application, which has approximately 10 μm opening in diameter and about 105 μm depth, which give an aspect ratio of 10.5.










Silicon Interposer Fabrication Process

- TSV and redistribution layer (RDL) use Dual Damascene Process
- Under bump Metallization (UBM) use nickel to serve as barrier
- The interposers are thinning to 100um to assure TSV-C4 connection




Categories of 2D-2.5D Chiplet Integration




Packaging Flow for Silicon Interposer

- Die-last Chip-on-Wafer (CoW) flow




- Interposer can be tested before CoW process



- Thin wafer to CoW
- Need 2x glass carrier

- Question: Which company complete the Front/Middle/Back end process?





- OSAT: Outsource Semiconductor Assembly and Test
- Semiconductor fab



Advanced Silicon Interposer Technology





- To fabricate an interposer whose area is larger than reticle size, splitting and stitching is needed. Lithography stepper has less resolution at stitching boundaries.
- To enhance the power integrity, deep trench capacity (DTC) is required, like DRAM. DTC is embedded in silicon interposer with high-k dielectric.




Roadmap of CoWoS-S Technology

- TSMC has developed 5+ generation of Silicon interposer (CoWoS-S) technology
- The main progress is the area of the interposer
- Challenges include warpage and cost.




Fan-Out Wafer Level Packaging Technology

- Fan-out wafer level packaging embeds multiple chips directly onto a thin carrier wafer (not in silicon). “OUT” means that spaces are allocated around each chip.
- Chip-first with die face down: ① place on a carrier ② Epoxy Molding ③ RDL
- Chip-first with die face up: ① Cu stud and Die attach ② Molding ③ grinding ④ RDL



Organic Interposer Using Chip Last

- Issues of Chip first technology: die drift due to molding process. Limited routing metal L/S (10µm for Face down, 5µm for face up)
- Chip-last / RDL-first is developed to reduce the minimum L/S to 2µm.



Packaging Flow Comparison for Fan Out





Method	Chip First		Chip last Face down
	Face up	Face down	
Process flow	(a) Chip DB 	(a) Reconstitution 	(a1) Chip
	(b) Reconstitution 	(b) RDL 	(a2) RDL
	(c) RDL 	(c) Backend (C4 + sawing) 	(b) Flip Chip assembly
	(d) Backend (C4 + sawing) 		(c) Backend (C4 + sawing)
Advantages	<ul style="list-style-type: none"> Low die shift Good RDL routability 	<ul style="list-style-type: none"> Low cost Good RDL routability 	<ul style="list-style-type: none"> RDL No Die lost Better RDL routability Lower thermal budget Higher reticle sizes Faster cycle time Better reliability
Disadvantages	<ul style="list-style-type: none"> Die lost concern Higher thermal budget higher cost (2 glass carriers) 	<ul style="list-style-type: none"> Die lost concern Higher thermal budget Die shift Reticle size Limitation 	<ul style="list-style-type: none"> Higher cost (2 glass carriers) Additional Underfill processes

Fan-Out for Ultra High Performance Computing





- Full wafer integration (System-on-wafer) is an emerging technology for ultra-high performance computing and high bandwidth die-to-die communication.
- Leveraging Fan-Out technology is a SoW solution with Known-Good-Dies. It also allows heterogeneous integration of compute/IO/... chiplets and integrated power.




What is Silicon Bridges and Why?


- Large area silicon interposer with TSV has extremely high.
- High density interconnect only occurs in local and small area.



第四代英特尔至强
Xeon 可扩展处理器







Bridges Embedded in Substrate Process



Bridges Embedded in Epoxy Molding Compound




- FanOut technology use Epoxy molding compound (EMC) with RDLs, achieving 2μm line width
- Apple UltraFusion technology: $2 \times M1\text{-Max} = M1\text{ Ultra}$



Originally called InFo-LSI
Now, CoWoS-L by TSMC








Fan-Out Embedded Bridge Process

- Cu pad/post are first built, and followed by molding and grinding to reveal post. Then, RDL fabrication and top die bonding.



The good scalability of Fan-Out Bridge

- Molding compound can achieve large area much easier than Si-interposer.



Comparison table to choose the technology I



Platform (Ref. Flip Chip MCM)		2.5 D	FOMCM	
Supply Chain	Cost	Highest	high	Higher
	Cycle time	1.5 X	2 X	1.5 X
	Yield (%)	> 99	> 99	> 99
Chip Module	Die QTY	2 ~ 8	2 ~ 10	2 ~ 10
	Interposer	TSI	Organic/RDL	Organic/RDL
	I/O Counts	Very high	Very high	Very high
	µJoint (size/pitch, µm)	Solder, > 25/40	Solder, > 25/40	Solder, > 25/40
	Cu Line (L/S, µm)	< 2 / 2	> 4 / 4	> 2 / 2
	Chiplets integration	> 2	2	> 2
	Design Scalable	Yes	Limited	Yes
	Warpage	Controllable	Controllable	Controllable
Package	Size	> 55*55	< 55*55	> 55*55
	Warpage	Low	High	Low
	C4 Stress	Very High	Low	Low

Comparison table to choose the technology II



Platform (Ref. Flip Chip MCM)		FOEB	EMIB
Supply Chain	<i>Supply Chain</i>	Simple	Complex
	<i>Assembly Cycle time</i>	High	Std Flip chip process (Exclude substrate fabrication time)
	<i>Yield (%)</i>	> 99	80 ~ 90% (Include substrate embedded bridge)
Chip	<i>Die QTY</i>	3 ~ 30	3 ~ 16
	<i>Interposer</i>	Organic/RDL	Organic Substrate
	<i>I/O density</i>	Very high	Std. Flip chip
	<i>μ-Joint (pitch, μm)</i>	25~40	-
	<i>Cu Line (L/S, μm)</i>	0.8/0.8 ~ 10/10 (Scalable)	> 5/5
	<i>Chiplets integration</i>	Excellent	Excellent
	<i>Design Scalable</i>	Good	Good
	<i>Warpage</i>	Low	Low
Package	<i>Size (mm^2)</i>	> 55*55	> 55*55
	<i>Coplanarity</i>	Comparable	Comparable
	<i>C4 Stress</i>	Low	Depend on die size