# M74ALS02P

6249827 MITSUBISHI (DGTL LOGIC)

91D 12329

QUADRUPLE 2-INPUT POSITIVE NOR GATE

7-43-15

#### **DESCRIPTION**

The M74ALS02P is a semiconductor integrated circuit consisting of four 2-input positive-logic NOR gates, usable as negative-logic NAND gates.

#### **FEATURES**

- High speed (tpd = 5.5ns typical: C<sub>L</sub> = 15pF)
- Low power dissipation (Pd = 7.6mW typical)
- Low output impedance
- Wide operating temperature range ( $Ta = -20 \sim +75$ °C)

#### **APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

#### **FUNCTIONAL DESCRIPTION**


Employing PNP transistors in the inputs and active pullup in the outputs, the M74ALS02P achieves high speed, low power dissipation, and high fan-out. Utilization of a clamp diode in the inputs and outputs reduces ringing and undershooting.


When both A and B inputs are low-level, output Y is high-level, and when at least one of the inputs is high, the output is low.

The buffer version of M74ALS02P, the M74ALS28AP and the M74ALS1002AP ( $I_{OL}=24$ mA), is also available.

## **FUNCTION TABLE**

Inpi	Output	
Α	В	Υ
L	L	Н
Н	L	L
L	Н	L
н	H	Ł





## ABSOLUTE MAXIMUM RATINGS (Ta = -20~ + 75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage		-0.5~+7	V
V <sub>C</sub> C V <sub>I</sub>	Input voltage		-0.5~+7	٧
Vo	Output voltage	High-level state	-0.5~V <sub>cc</sub>	V
Topr	Operating free-air ambient temperature range		-20~+75	c
Tsta	Storage temperature range		<del>-65~+150</del>	c

## RECOMMENDED OPERATING CONDITIONS

Symbol			Unit		
	Parameter	Min	Тур	Max	Onn
Vcc	Supply voltage	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	
Іон	High-level output current	0		-0.4	mA
loL	Low-level output current	0		8	mA
Topr	Operating free-air ambient temperature range	-20		+75	

## M74ALS02P

6249827 MITSUBISHI (DGTL LOGIC)

91D 12330

DT-43-15

## QUADRUPLE 2-INPUT POSITIVE NOR GATE

## ELECTRICAL CHARACTERISTICS (Ta = -20 ~ +75°C, unless otherwise noted)

		_		Unit			
Symbol	Parameter	Te	Min	Тур*	Max	UNIT	
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> =4.5V, I <sub>IC</sub> =-18mA				-1.2	V
VoH	High-level output voltage	V <sub>CC</sub> =4.5~5.5V, I <sub>OH</sub> =-0.4mA		V <sub>cc</sub> 2			V
VoL	Low-level output voltage	V <sub>CC</sub> =4.5V	I <sub>OL</sub> =4mA		0.25	0.4	٧
			I <sub>OL</sub> =8mA		0.35	0.5	
łı	Input current at maximum voltage	V <sub>cc</sub> =5.5V, V <sub>I</sub> =7V				0.1	mA
I <sub>IH</sub>	High-level Input current	V <sub>cc</sub> =5.5V, V <sub>1</sub> =2.7V				20	μА
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =5.5V, V <sub>1</sub> =0.4V				<b>-0.</b> 1	mA
lo	Output current	V <sub>cc</sub> =5.5V, V <sub>o</sub> =2.25V		-30		-112	mA
Іссн	Supply current, all outputs high	V <sub>cc</sub> =5.5V, V <sub>I</sub>		0.86	2.2	mA	
ICCL	Supply current, all outputs low	V <sub>CC</sub> =5.5V, V <sub>I</sub>		2.16	4	mA	

<sup>\* :</sup> All typical values are at Vcc = 5V, Ta = 25°C.


## **SWITCHING CHARACTERISTICS**


	Parameter			Test conditions/Limits (Note 1)								
Symbol				V <sub>cc</sub> =5V	V <sub>CC</sub> =4.5~5.5V					Unit		
				C <sub>L</sub> =15pF	C <sub>L</sub> =50pF							
				$R_L=500\Omega$	R <sub>L</sub> =500 Ω							
				Ta=25℃	$T_a = 0 \sim 70^{\circ}C$ $T_a = -20 \sim +75^{\circ}C$			75℃				
		Inputs	Output	Тур	Min	Тур*	Max	Min	Тур*	Max		
t <sub>PLH</sub>	Propagation time				7	3	8	12	3	8	13	
t <sub>PHL</sub>		A, B	Y	4	3	6	10	3	6	11	ns	

<sup>\* :</sup> All typical values are at Vcc = 5V, Ta = 25°C.

#### Note 1: Measurement circuit

## TIMING DIAGRAM (Reference level = 1.3V)





(1) The pulse generator (PG) has the following characteristics:

PRR≦1MHz

 $t_{\Gamma}=2ns$ ,  $t_{\Gamma}=2ns$ 

V<sub>IH</sub>=3.5V, V<sub>IL</sub>=0.3V

duty cycle=50%

 $z_o=50\Omega$ 


(2) C<sub>L</sub> includes probe and jig capacitance.


PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC}

91D 12323

D T-90-20





1895

B-14

1-36




91D D 6249827 0012324 6


MII SUBISHI ALŠĪĪLS

## **PACKAGE OUTLINES**

91D 12324 D T-90-20









# **TYPE DESIGNATION TABLE**

MITSUBISHI (DGTL LOGIC)

91D D

6249827 0012784 7 MIT3

T-90-20

## ALSTTL SERIES SOP TYPE DESIGNATION TABLE

Туре		Circuit function	Package Outlines
M74ALS00ADP	*	Quadruple 2-Input Positive NAND Gate	14P2P
M74ALS02DP	*	Quadruple 2-Input Positive NOR Gate	14P2P
M74ALS04ADP	*	Hex Inverter	14P2P
M74ALS05ADP	**	Hex Inverter with Open Colletor Output	14P2P
M74ALS08DP	*	Quadruple 2-Input Positive AND Gate	14P2P
M74ALS09DP	**	Quadruple 2-Input Positive AND Gate with Open Collector Output	14P2P
M74ALS10ADP	*	Triple 3-Input Positive NAND Gate	14P2P
M74ALS11ADP	*	Triple 3-Input Positive AND Gate	14P2P
M74ALS20ADP	**	Dual 4-Input Positive NAND Gate	14P2P
M74ALS27DP	**	Triple 3-Input Positive NOR Gate	14P2P
M74ALS30ADP	**	Single 8-Input Positive NAND Gate	14P2P
M74ALS32DP	*	Quadruple 2-Input Positive OR Gate	14P2P
M74ALS37ADP	**	Quadruple 2-Input Positive NAND Buffer	14P2P
M74ALS38ADP	**	Quadruple 2-Input Positive NAND Buffer with Open Collector Output	14P2P
M74ALS74ADP	*	Dual D-Type Positive Edge-Triggered Flip-Flop with Set and Reset	14P2P
M74ALS109ADP	**	Dual J-K Positive Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS112ADP	*	Dual J-K Negative Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS131DP	**	3-Line to 8-Line Decoder/Demultiplexer with Address Register	16P2P
M74ALS138DP	*	3-Line to 8-Line Decoder/Demultiplexer	16P2P
M74ALS153DP	**	Dual 4-Line to 1-Line Data Selector/Multiplexer with Strobe	16P2P
M74ALS157DP	*	Quadruple 2-Line to 1-Line Data Selector/Multiplexer	16P2P
M74ALS161BDP	**	Synchronous Presettable 4-Bit Binary Counter with Direct Reset	16P2P
M74ALS163BDP	**	Fully Synchronous Presettable 4-Bit Binary Counter	16P2P
M74ALS169BDP	**	Synchronous 4-Bit Binary Counter	16P2P
M74ALS174DP	*	Hex D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS175DP	**	Quadruple D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS193DP	**	Synchronous Presettable Up/Down 4-Bit Binary Counter	16P2P
M74ALS1930F	*	Octal Buffer/Line Driver with 3-State Output (Inverted)	20P2V
M74ALS244ADWP	<del>^</del>	Octal Buffer/Line Driver with 3-State Output (Noninverted)	20P2V
M74ALS244ADWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS245ADWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS257DP	<del>^^</del>	Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output	16P2P
	**	Octal D-Type Positive Edge-Triggered Flip-Flop with Reset	20P2V
M74ALS273DWP		8-Bit Universal Shift/Storage Register with 3-State Output	20P2V
M74ALS299DWP M74ALS373DWP	**	Octal D-Type Transparent Latch with 3-State Output	20P2V
	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output	20P2V
M74ALS374DWP	**	Octal D-Type Positive Edge Higgered Pilp Pilop Will 3 State Output  Octal D-Type Transparent Latch with 3-State Output (Inverted)	20P2V
M74ALS533DWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Inverted)	20P2V
M74ALS534DWP	<u>**</u>	Synchronous Presettable 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS561ADWP	**	Synchronous Presettable 4-bit Binary Counter with 3-State Output  Synchronous Up/Down 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS569ADWP	**	Octal D-Type Transparent Latch with 3-State Output (Noninverted)	20P2V
M74ALS573ADWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Noninverted)	20P2V
M74ALS574ADWP		Octal Bus Transceiver with 3-State Output (Inverted)	20P2V
M74ALS640ADWP	**		20P2V
M74ALS642ADWP	**	Octal Bus Transceiver with Open Collector Output (Inverted)  Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS645ADWP	**		14P2P
M74ALS1034DP		Hex Noninverting Buffer  Index development	1
★: New product	88 : U//	mer development	

\*: New product \*\*: Under development

6249827 MITSUBISHI (DGTL LOGIC) 91D 12785 D

DESCRIPTION

MITZUBIŠHI (DGTL LOGIC)

91D D

6249827 0012785 9 MIT3


T-90-20


## **DESCRIPTION**

The ALSTTL SOP (Small Outline Package) devices are identical in all respects except for their package outlines to DIP (Dual Inline Package).

MITSUBISHI (DGTL LOGIC) 910 D 6249827 0012786 0 MITS

T-90-20





# **PACKAGE OUTLINES**

MITSUBISHI (DGTL LOGIC)

ard D

6249827 0012787 2 MMIT3

T-90-20

