# M74ALS244AP

6249827 MITSUBISHI (DGTL LOGIC)

91D 12476 [

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUT (NONINVERTED)

T-52-07

### **DESCRIPTION**

The M74ALS244AP is a semiconductor integrated circuit consisting of two blocks of buffer with 3-state noninverted outputs and independent output control for each block.

### **FEATURES**

- In-phase output control inputs (1OC, 2OC)
- High fan-out, 3-state output (I<sub>OL</sub> = 24mA, I<sub>OH</sub> = −15mA)
- Wide operating temperature range ( $T_a = -20 \sim +75$ °C)

### **APPLICATION**


General purpose, for use in industrial and consumer digital equipment.

### **FUNCTIONAL DESCRIPTION**

When output control input  $\overline{OC}$  is low-level, and if input A is low, then output Y is low. If A is high, Y is high. When  $\overline{OC}$  is high,  $Y_1 \sim Y_4$  are in high-impedance state irrespective of the status of A.

The outputs of all eight buffers can be controlled simultaneously by connecting  $1\overline{OC}$  and  $2\overline{OC}$ . The outputs can be terminated with a load resistor of not less than  $133\Omega$ .

The low-power version of M74ALS244AP, the M74ALS1244AP, is also available.




### **FUNCTION TABLE** (Note 1)

Inp	Output	
Α	<u>oc</u>	Y
L	L	L
Н	L	Н
×	н	Z

Note 1: Z: High-Impedance state

X : Irrelevant



## MITSUBISHI ALSTTLS

# M74ALS244AP

6249827 MITSUBISHI (DGTL LOGIC)

91D 12477

DT-52-07

### OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUT (NONINVERTED)

### ABSOLUTE MAXIMUM RATINGS (Ta = -20~ +75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		<b>−0.5~+</b> 7	V
Vı	Input voltage		-0.5~ <del>+</del> 7 '	v
Vo	Output voltage	High-level state or high impedance state	-0.5~+5.5	V
Topr	Operating free-air ambient temperature range		<b>−20~</b> +75	ᠸ
Tstg	Storage temperature range		-65~ <del>+</del> 150	°c

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter					
	Faiance	Min	Тур	Max	Unit	
Vcc	Supply voltage	4.5	5	5.5	٧	
VIH	High-level Input voltage	2			٧	
V <sub>IL</sub>	Low-level input voltage			0.8	٧	
Іон	High-level output current	0		-15	mA	
loL	Low-level output current	0		24	mA	
Topr	Operating free-air ambient temperature range	-20	• •	+75	°C	

### ELECTRICAL CHARACTERISTICS (Ta = -20~ +75°C, unless otherwise noted)

Symbol	Parameter	Tes	Limits					
	Falameter	165	Min	Тур*	Max	Unit		
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> =4.5V, I <sub>IC</sub>			-1.2	V		
		V <sub>CC</sub> =4.5~5.5V, I <sub>OH</sub> =-0.4mA						
$V_{OH}$	High-level output voltage	V <sub>CC</sub> =4.5V	I <sub>OH</sub> =-3mA	2.4	3. 2		V	
		V <sub>CC</sub> -4.5V	I <sub>OH</sub> =-15mA	2.0	-			
V <sub>OL</sub> Low-lev	Low-level output voltage	V <sub>CC</sub> =4.5V	I <sub>OL</sub> =12mA		0. 25	0.4	v	
			I <sub>OL</sub> =24mA		0.35	0.5		
l <sub>ozh</sub>	Off-state high-level output current	V <sub>CC</sub> =5.5V, V <sub>C</sub>			20	μА		
lozL	Off-state low-level output current	V <sub>cc</sub> =5.5V, V <sub>o</sub> =0.4V				-20	μA	
l <sub>i</sub>	Input current at maximum voltage	V <sub>CC</sub> =5.5V, V <sub>I</sub> =7V				0.1	mA	
hn	High-level input current	V <sub>CC</sub> =5.5V, V <sub>I</sub> =2.7V			-	20	μА	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =5.5V, V <sub>I</sub> =0.4V				-0.1	mA	
lo	Output current	V <sub>cc</sub> =5.5V, V <sub>o</sub> =2.25V		-30		-112	mA	
Іссн	Supply current, all outputs high	V <sub>CC</sub> =5.5V			9	15	mA	
Iccl	Supply current, all outputs low	V <sub>cc</sub> =5.5V		15	24	mA		
lccz	Supply current, all outputs disabled	V <sub>cc</sub> =5.5V		17	27	mA		

<sup>\* :</sup> All typical values are at  $V_{CC} = 5V$ ,  $T_a = 25$ °C.

# MITSUBISHI ALSTTLS

# M74ALS244AP

6249827 MITSUBISHI (DGTL LOGIC)

DT-52-07 91D 12478


### OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUT (NONINVERTED)

### **SWITCHING CHARACTERISTICS**

				Test conditions/Limits (Note 2)							
Symbol				V <sub>cc</sub> =5V	V <sub>GG</sub> =4.5~5.5V					- 1	
		Parameter .			C <sub>L</sub> =50pF					Unit	
	Parameter				$R_1 = R_2 = 500 \Omega$						
			Ta=25°C	Ta=0~70°C		Ta=-20~+75℃					
		Input	Output	Тур	Min	Typ *	Max	Min	Тур *	Max	
t <sub>PLH</sub>		Α	Y	5	3	6.5	10	3	6.5	11 '	ns
t <sub>PHL</sub>	Propagation time			5	3	7	10	3	7	11	
t <sub>PZH</sub>		ос	Y	9.5	7	11	20	7	11	21	ns
t <sub>PZL</sub>	Output enable time			9.5	7	12	20	7	12	21	110
t <sub>PHZ</sub>		ōc	Y	3	2	6.5	10	2	6.5	11	ns
t <sub>PLZ</sub>	Output disable time			7	3	8	13	3	8	14	115

<sup>\* :</sup> All typical values are at V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C.

Note 2: Measurement circuit



(1) The pulse generator (PG) has the following characteristics:

PRR≦1MHz

tr=2ns, tr=2ns

 $V_{1H} = 3.5V$ ,  $V_{1L} = 0.3V$ 


duty cycle=50%


 $z_o=50\Omega$ 


(2) C<sub>L</sub> includes probe and jig capacitance.

Parameter	Sı
t <sub>PLH</sub>	Open
tpHL	Open
t <sub>PZH</sub>	Open
tezt	Closed
t <sub>PHZ</sub>	Open
t <sub>PLZ</sub>	Closed

### TIMING DIAGRAM (Reference level = 1.3V)









PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC}

91D 12323

D T-90-20





1895

B-14


1-36




## **PACKAGE OUTLINES**

91D 12324 D T-90-20

## 6249827 MITSUBISHI (DGTL LOGIC)







# **TYPE DESIGNATION TABLE**

MITSUBISHI (DGTL LOGIC)

91D D

6249827 0012784 7 MIT3

T-90-20

### ALSTTL SERIES SOP TYPE DESIGNATION TABLE

Туре		Circuit function	Package Outlines
M74ALS00ADP	*	Quadruple 2-Input Positive NAND Gate	14P2P
M74ALS02DP	*	Quadruple 2-Input Positive NOR Gate	14P2P
M74ALS04ADP	*	Hex Inverter	14P2P
M74ALS05ADP	**	Hex Inverter with Open Colletor Output	14P2P
M74ALS08DP	*	Quadruple 2-Input Positive AND Gate	14P2P
M74ALS09DP	**	Quadruple 2-Input Positive AND Gate with Open Collector Output	14P2P
M74ALS10ADP	*	Triple 3-Input Positive NAND Gate	14P2P
M74ALS11ADP	*	Triple 3-Input Positive AND Gate	14P2P
M74ALS20ADP	**	Dual 4-Input Positive NAND Gate	14P2P
M74ALS27DP	**	Triple 3-Input Positive NOR Gate	14P2P
M74ALS30ADP	**	Single 8-Input Positive NAND Gate	14P2P
M74ALS32DP	*	Quadruple 2-Input Positive OR Gate	14P2P
M74ALS37ADP	**	Quadruple 2-Input Positive NAND Buffer	14P2P
M74ALS38ADP	**	Quadruple 2-Input Positive NAND Buffer with Open Collector Output	14P2P
M74ALS74ADP	*	Dual D-Type Positive Edge-Triggered Flip-Flop with Set and Reset	14P2P
M74ALS109ADP	**	Dual J-K Positive Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS112ADP	*	Dual J-K Negative Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS131DP	**	3-Line to 8-Line Decoder/Demultiplexer with Address Register	16P2P
M74ALS138DP	*	3-Line to 8-Line Decoder/Demultiplexer	16P2P
M74ALS153DP	**	Dual 4-Line to 1-Line Data Selector/Multiplexer with Strobe	16P2P
M74ALS157DP	*	Quadruple 2-Line to 1-Line Data Selector/Multiplexer	16P2P
M74ALS161BDP	**	Synchronous Presettable 4-Bit Binary Counter with Direct Reset	16P2P
M74ALS163BDP	**	Fully Synchronous Presettable 4-Bit Binary Counter	16P2P
M74ALS169BDP	**	Synchronous 4-Bit Binary Counter	16P2P
M74ALS174DP	*	Hex D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS175DP	**	Quadruple D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS193DP	**	Synchronous Presettable Up/Down 4-Bit Binary Counter	16P2P
M74ALS1930F	*	Octal Buffer/Line Driver with 3-State Output (Inverted)	20P2V
M74ALS244ADWP	<del>^</del>	Octal Buffer/Line Driver with 3-State Output (Noninverted)	20P2V
M74ALS244ADWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS245ADWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS257DP	<del>^^</del>	Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output	16P2P
	**	Octal D-Type Positive Edge-Triggered Flip-Flop with Reset	20P2V
M74ALS273DWP		8-Bit Universal Shift/Storage Register with 3-State Output	20P2V
M74ALS299DWP M74ALS373DWP	**	Octal D-Type Transparent Latch with 3-State Output	20P2V
	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output	20P2V
M74ALS374DWP	**	Octal D-Type Positive Edge Higgered Pilp Pilop Will 3 State Output  Octal D-Type Transparent Latch with 3-State Output (Inverted)	20P2V
M74ALS533DWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Inverted)	20P2V
M74ALS534DWP	<u>**</u>	Synchronous Presettable 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS561ADWP	**	Synchronous Presettable 4-bit Binary Counter with 3-State Output  Synchronous Up/Down 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS569ADWP	**	Octal D-Type Transparent Latch with 3-State Output (Noninverted)	20P2V
M74ALS573ADWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Noninverted)	20P2V
M74ALS574ADWP		Octal Bus Transceiver with 3-State Output (Inverted)	20P2V
M74ALS640ADWP	**		20P2V
M74ALS642ADWP	**	Octal Bus Transceiver with Open Collector Output (Inverted)  Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS645ADWP	**		14P2P
M74ALS1034DP		Hex Noninverting Buffer  Index development	1
★: New product	88 : U//	mer development	

\*: New product \*\*: Under development



6249827 MITSUBISHI (DGTL LOGIC) 91D 12785 D

DESCRIPTION

MITZUBIŠHI (DGTL LOGIC)

91D D

6249827 0012785 9 MIT3


T-90-20


### **DESCRIPTION**

The ALSTTL SOP (Small Outline Package) devices are identical in all respects except for their package outlines to DIP (Dual Inline Package).

MITSUBISHI (DGTL LOGIC) 910 D 6249827 0012786 0 MITS

T-90-20





# **PACKAGE OUTLINES**

MITSUBISHI (DGTL LOGIC)

ard D

6249827 0012787 2 MMIT3

T-90-20

