


Study guide for the second exam

1. Analyze the sequential circuit shown below. Assume the registers are edge triggered with $t_{clk-q, \max} = 4\text{ns}$, $t_{clk-q, \min} = 2\text{ns}$, $t_{\text{setup}} = 1\text{ns}$, and $t_{\text{hold}} = 1\text{ns}$:



- What is the maximum operating frequency of this system if there is no skew and jitter?
- What is the maximum random clock skew that this system can tolerate?

Solution:

(1)

$$\begin{aligned}
 T &> t_{c-q, \max} + t_{\text{logic}, \max} + t_{\text{setup}} \\
 T &> 4\text{ns} + 25\text{ns} + 1\text{ns} = 30\text{ns} \\
 T &> 4\text{ns} + 20\text{ns} + 1\text{ns} = 25\text{ns} \\
 \Rightarrow F_{\text{clk max}} &= 33.3\text{MHz}
 \end{aligned}$$

(2)

$$\begin{aligned}
 t_{\text{skew}} + t_{\text{hold}} &< t_{c-q, \min} + t_{\text{logic}, \min} \\
 t_{\text{skew}} &< 2\text{ns} + 5\text{ns} - 1\text{ns} = 6\text{ns} \\
 t_{\text{skew}} &< 2\text{ns} + 8\text{ns} - 1\text{ns} = 9\text{ns} \\
 \Rightarrow t_{\text{skew}, \max} &= 6\text{ns}
 \end{aligned}$$

2. Consider a 5 mm-long, 1-micron wide metal2 wire in a 0.6 m process. The sheet resistance is 0.08 ohms/square, and the capacitance is 0.2 fF / m. Construct a 3-segment PI-model for the wire.

3. A 10x unit-sized inverter drives a 2x inverter at the end of the 5 mm wire from Exercise 2. Assume 1X inverter has input capacitance of 6fF and output resistance of 10KOhm. Estimate the propagation delay using the Elmore delay model; neglect diffusion capacitance.

Example

- Compute the sheet resistance of a $0.22 \mu\text{m}$ thick Cu wire in a 65 nm process. The resistivity of thin film Cu is $2.2 \times 10^{-8} \Omega \cdot \text{m}$. Ignore dishing.

$$R_w = \frac{\rho}{t} = \frac{2.2 \times 10^{-8} \Omega \cdot \text{m}}{0.22 \times 10^{-6} \text{ m}} = 0.1 \frac{\Omega}{\square}$$


- Find the total resistance if the wire is $0.125 \mu\text{m}$ wide and 1 mm long. Ignore the barrier layer.

$$R = R_w \cdot \frac{L}{W} = 0.1 \frac{1}{0.125 \times 10^{-3}} = 800 \Omega$$

Wire RC Delay

- Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 1 mm wire. Assume wire capacitance is $0.2 \text{ fF}/\mu\text{m}$ and that a unit-sized inverter has $R = 10 \text{ K}\Omega$ and $C = 0.1 \text{ fF}$.




- $t_{pd} =$



$$D = 100 \text{ fF} (1000 \Omega) + 100 \text{ fF} (1800 \Omega) + 0.6 \text{ fF} (1800 \Omega) =$$




RC




$T_C =$

4. A four-bit carry ripple adder (CRA) built from four full-bit adders is shown below. [10]




A four-bit carry-save adder (CSA) built from four full-bit adders is shown below.




Suppose we want to add four 4-bit words (e.g. $0001 + 0111 + 1101 + 0010 = 10111$). The left-side schematic shows how to do this using three CPA adders. The right-side schematic shows how to do this using two CSA adders and one CRA adder. How many full-bit adders does each circuit use? Assume that a full-adder has the longest propagation delay from any input to any output of T_0 , what is the propagation delay for each circuit?

Study guide for the second exam



CRA Adder



CSA Adder

Full adders in CRA adder = _____

Full adders in CSA adder = _____


Propagation delay for CRA adder = _____

Propagation delay for CSA adder = _____

Study guide for the second exam

5. Suppose you want to multiply two 4-bit numbers. The circuit to realize this is shown below. How many full-bit adders does this circuit use? Assume that a full-adder has propagation delay from any input to any output of T_0 , and "and" gate delay of T_1 , what is the propagation delay for the highlighted critical path? [5]

1100	:	12_{10}	multiplicand
0101	:	5_{10}	
1100			partial products
0000			
1100			
0000			product
00111100	:	60_{10}	




Full adders in four-bit multiplier = _____

Propagation delay for four-bit multiplier = _____

Timing Diagrams

Contamination and Propagation Delays

t_{pd}	Logic Prop. Delay
t_{cd}	Logic Cont. Delay
t_{pcq}	Latch/Flop Clk->Q Prop. Delay
t_{ccq}	Latch/Flop Clk->Q Cont. Delay
t_{pdq}	Latch D->Q Prop. Delay
t_{cdq}	Latch D->Q Cont. Delay
t_{setup}	Latch/Flop Setup Time
t_{hold}	Latch/Flop Hold Time



t_{pd}	Logic Propagation Delay	Longest delay from input A to output Y in logic block
t_{cd}	Logic Contamination Delay	Shortest ———— //
t_{pcq}	Latch/Flop Clk->Q Prop. Delay	Longest delay from CLK to Q
t_{ccq}	Latch/Flop Clk->Q Cont. Delay	Shortest ———— //
t_{pdq}	Latch D->Q Prop. Delay	Longest delay from D to Q
t_{cdq}	Latch D->Q Cont. Delay	Shortest ———— //
t_{setup}	Latch/Flop Setup Time	how long data must be stable before edge of clk
t_{hold}	Latch/Flop Hold Time	how long data stable AFTER CLK edge

Multiplication

❑ Example:

$$\begin{array}{r} 1100 : 12_{10} \\ \underline{0101 : 5_{10}} \\ \hline \end{array}$$

multiplier

partial products

product

- ❑ M x N-bit multiplication
- Produce N M-bit partial products
 - Sum these to produce M+N-bit product