


Lecture 11: Combinational Circuit Design

Project 1

Monday, October 14, 2019 9:10 PM

Project 1, Part 1

Create the schematic for a 2:1 MUX and simulate it.



What to turn in:

- 1. Schematic of the 2:1 MUX
- 2. Schematic used to simulate the 2:1 MUX
- 3. Simulation Results

Reference Images:

- Images shown below are for reference only. Your schematic can look different and does not have to look identical to these images.
- For the simulation, be sure to graph the following in the 2:1 MUX
 - The selector
 - o Input 1
 - o Input 2
 - output


Also, be sure to clearly mark which net represent which input or output as the reference image is shown. Failure to do this will have an impact on your grade.

Outline ■ Bubble Pushing □ Compound Gates □ Logical Effort Example □ Input Ordering □ Asymmetric Gates ■ Skewed Gates Best P/N ratio 2 CMOS VLSI Design 4th Ed. 10: Combinational Circuits

Example 1

```
module mux(input s, d0, d1,
           output y);
   assign y = s ? d1 : d0;
endmodule
```

1) Sketch a design using AND, OR, and NOT gates.




10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Example 2

2) Sketch a design using NAND, NOR, and NOT gates. Assume ~S is available.



10: Combinational Circuits


CMOS VLSI Design 4th Ed.


Bubble Pushing


- Start with network of AND / OR gates
- ☐ Convert to NAND / NOR + inverters
- ☐ Push bubbles around to simplify logic
 - Remember DeMorgan's Law















10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Example 3

3) Sketch a design using one compound gate and one NOT gate. Assume ~S is available.



10: Combinational Circuits


CMOS VLSI Design 4th Ed.

9:09 PM



Compound Gates

■ Logical Effort of compound gates



10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Example 4

☐ The multiplexer has a maximum input capacitance of 16 units on each input. It must drive a load of 160 units. Estimate the delay of the two designs.

$$H = \begin{cases} 60/(6 \ge 10) & B = 1 \\ D0 \\ \hline S \\ D1 \\ S \\ P = 2 \\ G = 4/3 \\ F = 3 \cdot 6 \cdot 4 = 1 \cdot 4 \cdot 10 = 40 \\ \hat{S} = 40/3 \\ D = 1 \cdot 40$$

10: Combinational Circuits

CMOS VLSI Design 4th Ed.

8

46 (3) RC = 46RC 72RC

Example 5

Annotate your designs with transistor sizes that achieve this delay.

CMOS VLSI Design 4th Ed.

9

10: Combinational Circuits

Input Order Our parasitic delay model was too simple - Calculate parasitic delay for Y falling • If A arrives latest? • If B arrives latest?

CMOS VLSI Design 4th Ed.

10

10: Combinational Circuits

Inner & Outer Inputs

A-

В


- ☐ *Inner* input is closest to output (A)
- ☐ Outer input is closest to rail (B)
- ☐ If input arrival time is known
 - Connect latest input to inner terminal

10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Asymmetric Gates

- □ Asymmetric gates favor one input over another
- ☐ Ex: suppose input A of a NAND gate is most critical
 - Use smaller transistor on A (less capacitance)
 - Boost size of noncritical input
 - So total resistance is same



- \Box $g_A =$
- \Box $g_B =$




■ But total logical effort goes up

10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Symmetric Gates

☐ Inputs can be made perfectly symmetric




10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Skewed Gates

- □ Skewed gates favor one edge over another
- ☐ Ex: suppose rising output of inverter is most critical
 - Downsize noncritical nMOS transistor



$$-g_{u} = \frac{3}{3^{2}}$$

$$-g_{d} = \frac{3}{3^{2}}$$

10: Combinational Circuits

CMOS VLSI Design 4th Ed.


HI- and LO-Skew

- ☐ Def: Logical effort of a skewed gate for a particular transition is the ratio of the input capacitance of that gate to the input capacitance of an unskewed inverter delivering the same output current for the same transition.
- ☐ Skewed gates reduce size of noncritical transistors
 - HI-skew gates favor rising output (small nMOS)
 - LO-skew gates favor falling output (small pMOS)
- Logical effort is smaller for favored direction
- But larger for the other direction

10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Catalog of Skewed Gates




10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Asymmetric Skew

- □ Combine asymmetric and skewed gates
 - Downsize noncritical transistor on unimportant input
 - Reduces parasitic delay for critical input






10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Best P/N Ratio

- ☐ We have selected P/N ratio for unit rise and fall resistance (μ = 2-3 for an inverter).
- ☐ Alternative: choose ratio for least average delay
- □ Ex: inverter
 - Delay driving identical inverter
 - $-t_{pdf} =$
 - $-t_{pdr} =$
 - $-t_{pd} =$
 - $-dt_{pd}/dP =$
 - Least delay for P =




10: Combinational Circuits

CMOS VLSI Design 4th Ed.

P/N Ratios

- ☐ In general, best P/N ratio is sqrt of equal delay ratio.
 - Only improves average delay slightly for inverters
 - But significantly decreases area and power



10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Observations

- ☐ For speed:
 - NAND vs. NOR
 - Many simple stages vs. fewer high fan-in stages
 - Latest-arriving input
- ☐ For area and power:
 - Many simple stages vs. fewer high fan-in stages

10: Combinational Circuits

CMOS VLSI Design 4th Ed.