
1. Analyze the sequential circuit shown below. Assume the registers are edge triggered with tclk-q, max = 4ns, tclk-q, min = 2ns, tsetup = 1ns, and thold = 1ns:



- a. What is the maximum operating frequency of this system if there is no skew and jitter?
- b. What is the maximum random clock skew that this system can tolerate?

Solution

(1)  

$$T > t_{r-q,max} + t_{logie,max} + t_{setup}$$
  
 $T > 4ns + 25ns + 1ns = 30ns$   
 $T > 4ns + 20ns + 1ns = 25ns$   
 $\Rightarrow F_{elimax} = 33.3MHz$ 

(2)  

$$t_{shew} + t_{hold} < t_{r-q,min} + t_{logic,min}$$
  
 $t_{shew} < 2ns + 5ns - 1ns = 6ns$   
 $t_{shew} < 2ns + 8ns - 1ns = 9ns$   
 $\Rightarrow t_{shew,max} = 6ns$ 

2. Consider a 5 mm-long, 1-micron wide metal2 wire in a 0.6 m process. The sheet resistance is 0.08 ohms/square, and the capacitance is 0.21 F / m. Construct a 3-segment Pl-model for the

$$R = RD$$
  $\frac{L}{W} = 0.88 \cdot \frac{5 \times 6^3}{1 \times 6^6} = 0.08 \times 3000 = 400 L$ 

3. A 10x unit-sized inverter drives a 2x inverter at the end of the 5 mm wire from Exercise 2. Assume 1X inverter has input capacitance of 6fF and output resistance of 10KOhm. Estimate the propagation delay using the Elmore delay model; neglect diffusion capacitance.

som wire

 $F = \frac{1}{1}$ 

400

(= 400 & F

104

0.15

D=RC

RIOCI + (RILRO). CQ + (RILROLPH) CN

/K.o.6/17 + (1.4K) 0.18F + 6.4K.128F

#### **Example**

☐ Compute the sheet resistance of a 0.22 um thick Cu wire in a 65 nm process. The resistivity of thin film

Cu is 2.2 x 10-8 Ω•m. Ignore dishing.

Find the total resistance if the wire is 0.125 μm wide and 1 mm long. Ignore the barrier layer.


15: Wires

CMOS VLSI Design 4th Ed.

N 008

### Wire RC Delay

☐ Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 1 mm wire. Assume wire capacitance is 0.2 fF/µm and that a unit-sized inverter has R = 10 K $\Omega$  and C = 0.1 fF.



D = 1008 = (1000 -1) +

1008F (1800-a)+ 0.687 (1800-2)=

RC


Cwire = 1000 x0.2 8F

= 2006F


CW140-0-2+F/4m

+

4. A four-bit carry ripple adder (CRA) built from four full-bit adders is shown below. [10]




A four-bit carry-save adder (CSA) built from four full-bit adders is shown below.




Suppose we want to add four 4-bit words (e.g. 0001 + 0111 + 1101 + 0010 = 10111). The left-side schematic shows how to do this using three CPA adders. The right-side schematic shows how to do this using two CSA adders and one CRA adder. How many full-bit adders does each circuit use? Assume that a full-adder has the longest propagation delay from any input to any output of  $T_0$ , what is the propagation delay for each circuit?

1 Jul adder Plato

Study guide for the second exam





# Full adders in CRA adder = \_\_\_\_\_\_\_

# Full adders in CSA adder = \_\_\_\_\_\_\_


Propagation delay for CRA adder = \_\_\_\_\_\_\_

Propagation delay for CSA adder = \_\_\_\_\_\_\_


Monday, December 2, 2019

10:38 PM

5. Suppose you want to multiply two 4-bit numbers. The circuit to realize this is shown below. How many full-bit adders does this circuit use? Assume that a full-adder has propagation delay from any input to any output of  $T_0$ , and "and" gate delay of  $T_1$ , what is the propagation delay for the highlighted critical path? [5]




full adder
Pd=Tp
and Pd=Ti



# Full adders in four-bit multiplier =

Propagation delay for four-bit multiplier =

4.TI + 4TO + 4TO = 8TG + 4TI



t <sub>pd</sub>	Logic Propagation Delay	Longest delay from input A to output Y in logic block
ted	Logic Contamination Delay	ShORTEST - 1/
teca	Latch/Flop Clk->Q Prop. Delay	LONGEST delay from CLK to Q
tua	Latch/Flop Clk->Q Cont. Delay	shortest -11-
toda	Latch D->Q Prop. Delay	LONGEST delay from D to Q
tida	Latch D->Q Cont. Delay	shoetest — It
tseper	Latch/Flop Setup Time	LOW LONG DATA MUST be Stable Before edjeck
thou	Latch/Flop Hold Time	how larg DUTE STABLE AFTER CLK Edge

Carlos Ca

# Multiplication

Example:  $1100 : 12_{10}$   $0100 : 5_{10}$ 

0000000

multiplicand multiplier

partial products

product

- ☐ M x N-bit multiplication
  - Produce N M-bit partial products
  - Sum these to produce M+N-bit product

18: Datapath Functional Units

CMOS VLSI Design 4th Ed.

14