CISC260 Machine Organization and Assembly Language

Build A Simple Computer

1. Any function defined on binary input and output variables can be implemented as Boolean expression. True or False?

A.True

B.False


2. Which of the following is the canonical expression for XOR?

- A. $Y = ^{\sim} (A \mid B)$
- B. Y = ~A | ~B
- C. Y= ~A & B
- D. $Y = (^A \& B) | (A \& ^B)$


Α	В	Υ
0	0	0
0	1	1
1	0	1
1	1	0


2. Which of the following is the canonical expression for XOR?


A.
$$Y = ^{\sim} (A \mid B)$$




Α	В	Y
0 0 1 1	0 1 0 1	0 1 1 0







2. Full Adder





9

3. Which of the following is the canonical expression for the function defined by the following truth table?

A.
$$Y = A.^B.^S$$

B.
$$Y = A.B.^S$$


D.
$$Y = A.B.S$$


E.
$$Y = A.^B.^S + A.B.^S + ^A.B.S + A.B.S$$

Α	В	S	Υ
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

X: don't cave

- A. $Y = A.^B.^S$
- B. $Y = A.B.^S$
- C. $Y = ^A.B.S$
- D. Y = A.B.S
- $(E. Y) = A.^B.^S + A.B.^S + ^A.B.S + A.B.S$






4. Are the following two Boolean expressions equivalent to each other for the function Y = f(A,B,S) defined by the following truth table?

Y = A & ~S | B & S Y = A & ~B & ~S | A & B & ~S | ~A & B & S | A & B & S

Α	В	S	Υ
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

- A. Yes
- B. No



6 ALU oprode (bpcode ADD 00010100 10110110

14

Insanity: doing the same thing over and over again and expecting different results? -Albert Einstein

Do you agree or not?

A.Yes


B.No

- read

- Write


- Addressable


Sequential logic V.s combinational logic



CISC260, Li Liao

XBI






Resister File

operands

Assembly

ADD R7, Ro, R,

R7 CROTIBRI



Programming: Unbounded computation with finite size of program

Example: to compute $c = a \times b$ in a machine that does not have build-in instruction for multiplication

Solution1:

 $R0 \leftarrow a$, $R1 \leftarrow b$ // Load a, b into registers . Will discuss such instructions in ARM

Space complexity: O(b) Time complexity: O(b)

Solution 2:

Register assignment: R0 \leftarrow a, R1 \leftarrow b, R7 \leftarrow c, R2 \leftarrow 1, R3 \leftarrow 0

```
Address: Instruction
         SUB
                 R7, R7, R7
  0x00
                 R7, R7, R0
LOOP:
         ADD
                 R1, R1, R2
         SUB
  0x04
  0x06
                 R1, EXIT
          BRZ
  80x0
                 R3, LOOP
          BRZ
  EXIT:
```

while (b > 0) {
 c = c + a;
 b = b - 1;
}

Default order of execution is sequential. We need a new type of instruction for flow control

Space complexity: O(1) fixed size

Time complexity: O(b)

Label: Address for label

LOOP: 0x02 EXIT: 0x0A

Branch Instruction (flow control)

```
Branch condition BAddr

If(condition true)
PC \leftarrow BAddr
Else
PC \leftarrow PC + 2 \quad // \text{ sequence order, add 2 bytes to get}
// \text{ the addr of the next instruction}
```


```
BRZ R3, LOOP

00 1001 0 011 000010
```

0X24C2

unused opcode w src BAddr

A Simple Computer



bits	15:14	13:10	9	8:6	5:3	2:0
field	unused	opcode	w	src1	src2	dst

where the fields are defined as follows.

opcode: operation to be performed by the processor

w: write back ALU output to register file (1 = yes, 0 = no) src1: address of the first ALU operand in the register file src2: address of the second ALU operand in the register file dst: address in the register file where the output is written

The opcode and meaning of these instructions are listed in the following table.


opcode	Binary encoding	Operation
ADD	0x0	$R[src1] + R[src2] \rightarrow R[dst]$
SUB	0x1	$R[src1] - R[src2] \rightarrow R[dst]$
SLL	0x2	$R[src1] \ll 1 \rightarrow R[dst]$
SRL	0x3	$R[src1] >> 1 \rightarrow R[dst]$
INV	0x4	$\sim R[src1] \rightarrow R[dst]$
XOR	0x5	$R[src1] ^ R[src2] \rightarrow R[\underline{dst}]$
OR	0x6	$R[src1] \mid R[src2] \rightarrow R[dst]$
AND	0x7	$R[src1] \& R[src2] \rightarrow R[dst]$
INCR	0x8	$R[src1] + 1 \rightarrow R[dst]$
BRZ	0x9	If $R[src1] = 0$, branch to $BAddr$
BLEZ	0xA	If $R[src1] \le 0$, branch to <u>BAddr</u>
JUMP	0xE	Jump to JAddr
HALT	0xF	Stop execution

Solution 3:

Register assignment: R0 \leftarrow a, R1 \leftarrow b, R7 \leftarrow c, R2 \leftarrow 1, R3 \leftarrow 0

Source code	Assembly code			Machine code
c = 0	Address:	Instruction		unused opcode w src1 src2 dst
while (b > 0) { if (b & $0 \times 01 = 1$)	0x00	SUB	R7, R7, R7	<u>00 0001 1 111 111 111</u>
c = c + a; a = a << 1;	LOOP:	BRZ	R1, EXIT	<u>00 1001 0 001 010000</u>
b = b >> 1;	0x04	AND	R4, R1, R2	<u>00 0111 1 001 010 100</u>
}	0x06	BRZ	R4, ELSE	00 1001 0 100 001010
return c;	0x08	ADD	R7, R7, R0	$\overline{00} \ \overline{0000} \ \overline{1} \ \overline{111} \ \overline{000} \ \underline{111}$
	ELSE:	SLL	RO, RO	00 0010 1 000 000 000
	0x0C	SRL	R1, R1	$00\ 0011\ 1\ 001\ 000\ 001$
Space complexity: O(1)	0x0E	BRZ	R3, LOOP	00 1001 0 011 000010
Time complexity: O(log ₂ b)	EXIT:	HALT		$00 \overline{1111} 0 000 000 000$

A Simple Computer with added large memory



Two new instructions (data transportation):

LD src1, dst

 $R[dst] \leftarrow M[R[src1]]$

ST src1, src2

 $M[R[src1]] \leftarrow R[src2]$

- Data path
- Decoder
- Mux

Instruction independent from data, indirect: operand is not the data itself, but the location of the data.