Shane Cincotta

CPEG324

LAB 3

5/7/19

Lab 3: A Single Cycle Calculator in VHDL

Abstract:

The main goal of this lab was to implement my 8-Bit calculator ISA into a single cycle calculator in VHDL, as well as developing a testbench for the calculator. The 8-Bit ISA was previously designed in lab 1. This lab reinforces various skills such as, understanding data paths for a single cycle CPU, combining multiple data paths, developing schematic at the register transfer level, implementing the schematic in VHDL, as well as developing a testbench in VHDL to test the schematic.

Using these skills, I was able to successfully implement my 8-Bit ISA design into a single cycle CPU. The calculator was created by first creating the data paths for each individual component (such as add, subtract, load immediate, etc) then the data paths were combined into a complete data path. This data path was then translated into a schematic, which was then translated to VHDL code.

Division of Labor:

I do not have a partner for this class, as such I did the lab myself.


Detailed Strategy:

Before I could begin, I first had to remake my ISA design from lab 1, specifically the opcode portion. I had a conflict between the op code for my print and add commands. My new table of op codes is:

ISA Design

Op-code	Instruction
01	Add
10	Sub
11	LI
001	Compare
000	Print

Add:



Format: Add rd, rs, rt

Purpose: To add 2-bit integers

Description: rd = rs + rt

The 8-bit value in register *rs* is added to the 8-bit value in register *rt* to produce a 8-bit result.

- If the addition results in an integer overflow, the destination register is not modified, an exception occurs.
- If the addition does not result in an overflow, the 8-bit result is placed into register *rd*.

Sub:

7	6 5		4 3		2	1
Op-code	rd		rs		rt	
2		2		2		2

Format: Sub rd, rs, rt


Purpose: To subtract 8-bit integers

Description: rd = rs - rt


The 8-bit value in register *rt* is subtracted from the 8-bit value in register *rs* to produce an 8-bit result.

- If the subtraction results in an integer overflow, the destination register is not modified, an exception occurs.
- If the subtraction does not result in an overflow, the 8-bit result is placed into register *rd*.

Data Path for Add/Sub Commands



Registers RS comes from bits 3/2, RT comes from bits 1/0 and RD comes from bits 5/4. The opcode is sent to the ALU, this determines which command to run (either addition or subtraction). The output of the ALU is the sent to the "Write Data" input of the reg file. The corresponding VHDL files are "add-sub.vhdl" (Fig 1) and "regFile.vhdl" (Fig 2). Add-sub.vhdl implements the logic of the ALU, while regFile.vhdl handles the logic of the register file. The ALU was made using 8 full adders (each comprised of 2 half adders).




Format: LI rd, immediate

Purpose: To load an 4-bit immediate value into an 8-bit register

Description: rd = rd + immediate

- A 4-bit *immediate* value is sign extended and placed in the 8-bit register *rd*. The sign extension is performed by using *ori* which puts a constant in the least significant bits of *rd*.
- If an overflow occurs, an exception is thrown

Data Path for LI Command



Register RD comes from bits 5/4 and the immediate value comes from bits 3-0. The immediate value is sign extended; this value is then sent to the Write Data input port in the reg file. The VHDL code for the reg file is the same as used in the add/sub commands. The sign extension was preformed by using a with/select statement.

```
WD_sel <= not(I(7) and I(6));
with WD_sel select Write_Data <=
   extended_immediate when '0', --sign extended value written to RD
   ALU_OUTPUT when others; --ALU result written to RD</pre>
```

Compare:

7	5 4	4 3	2 1	
Op-code	Skip (0 Skip 1, skip 2)	1 rs	rt	
3	1		2	2


Format: compare rs, rt

Purpose: Compare two registers. If they are not equal, execute the next instruction. If equal, the choice exists of either skipping either the next 1 or the next 2 instructions. If RS != RT, no instructions are skipped. If RS=RT, 1 instruction is skipped if S=1, else 2 instructions are skipped.

Description:

Compares the result of using instruction and on registers rs and rt

Data Path for Compare Command




The compare operation is made possible due to the 3 flip-flops as shown in the schematic. The flip flops act as a buffer to the clock mux. If the next instruction is to be skipped, a 0 is inserted into the flip-flop. If the value of S is 1, then 2 zeroes are inserted to the farthest left flip-flops. This will lead to the next 2 instructions being skipped. The purpose of the D-latches is to make sure that the flip-flops are only reset when the clock signal is 1. The actual comparison was done by using the *xnor* command on the bits of the RS and RT registers

```
--checks opcode and skip bit
skip <= (not I(7)) and (not I(6)) and I(5) and skip_compare;

--Compare registers to determine if Write_Enable should skip or not
skip_compare <= (RS_DATA(7) xnor RT_DATA(7)) and

(RS_DATA(6) xnor RT_DATA(6)) and
(RS_DATA(5) xnor RT_DATA(5)) and
(RS_DATA(4) xnor RT_DATA(4)) and
(RS_DATA(3) xnor RT_DATA(3)) and
(RS_DATA(2) xnor RT_DATA(2)) and
(RS_DATA(1) xnor RT_DATA(1)) and
(RS_DATA(0) xnor RT_DATA(0))
);
```

Print:




Format:print rs

Purpose: Display a registers content to the console.

Description:

Checks the 8-bit value stored in register *rs* and prints the value to the console

Data Path for Print Command



This command prints the conents of register RS, which is given by bits 3/2. The value is converted to an integer and then printed using the "report" command within *Calc.vhdl* (Fig 4).

```
--Prints value to display

process(filtered_clk, display) is

variable value : integer;

begin

if((filtered_clk'event and filtered_clk = '1') and (display = '1')) then

value := to_integer(signed(RS_DATA));

report integer'image(value) severity note; --print the value

end if;

end process;

end architecture structural;
```

Results

Once the data path was implemented in VHDL, a testbench was made to test different combinations of instructions. The testbench includes a series of instructions for the calculator (in binary). Multiple instructions are tested in sequence with each other for error testing. What this means is that, for example, a LI instruction may be ran, and then following that an add command may be ran. This is repeated many times with different combinations of commands. This is to test how the commands interact with each other, and to see if there are any conflicts between the instructions. When I ran my testbench, I noticed that there was a conflict with my add and print instructions. When designing my ISA, I had created a conflict between the opcodes of my add/sub and print commands. I had to change the format of my opcodes in my ISA design so there was no longer a conflict.

Conclusion

Overall, I was successfully able to implement my 8-bit calculator ISA design into functional VHDL code. I began by using my original design from lab 1 (the ISA design), I continually added data paths for the various instructions. When I had all my data paths, I began translating them into VHDL code. While making my components and testing my calculator I encountered two main problems, conflicts between my opcodes and creating the skip instruction. The opcode conflict was easily fixed by recreating the ISA design from lab 1. The skip instruction was solved by using a combination of D-latches and flip-flops and using the example logic for the skip instruction as was shown in class.

Appendix I:

Included are the figures cited in the above report

Fig 1: Add-sub.vhdl

C:\Users\Shane\School Classes\CPEG 324 (System Design II)\Labs\Lab 3\add-sub.vhdl - Sublime Text (UNREGISTERED)

```
File Edit Selection Find View Goto Tools Project Preferences Help
       --Created by Shane Cincotta 5/6/19
       --8 Bit Adder/Subtractor
       library ieee;
       use ieee.std_logic_1164.all;
       --add-sub entity
       entity add-sub is
           port(in_1, in_2 : in std_logic_vector(7 downto 0); --in_1 and in_2 are the operands
               mode_sel : in std_logic; --controls if we're doing addition or subtraction, 0 if addition, 1 if subtraction
               total : out std_logic_vector(7 \ downto \ 0)); --result of doing the addition or subtraction
       end entity add-sub;
       --add-sub architecture
       architecture structural of add-sub is
       component 8bit-adder is
         end component 8bit-adder;
       signal second_term, in 2_inverse, in 2_negative : std_logic_vector(7 downto 0); --make signals constant one : std_logic_vector(7 downto 0) := "00000001"; --used for 2's compliment
         8bit-adder_0: 8bit-adder port map(in_1, second_term, total); --Preform the addition
         8bit-adder_1: 8bit-adder port map(in_2_inverse, one, in_2_negative); -- Used for flipping sign of second term.
         in_2_inverse <= not(in_2);</pre>
         with mode_sel select second_term <=
             in 2 when '0', --If mode _{sel} is 0, we just do regular addition with the two inputs
             in_2_negative when others; --if mode_sel is 1, we want to set in_2 to it's negative value: a-b = a + (-b)
       end architecture structural;
       --8-Bit adder entity
       entity 8bit-adder is
          port(in_1, in_2 : in std_logic_vector(7 downto 0);
                total : out std_logic_vector(7 downto 0));
       end entity 8bit-adder;
```

C:\Users\Shane\School Classes\CPEG 324 (System Design II)\Labs\Lab 3\add-sub.vhdl - Sublime Text (UNREGISTERED)

```
File Edit Selection Find View Goto Tools Project Preferences Help
        add-sub.vhdl x Calc.vhdl x regFile.vhdl x clock-filter.vhdl
        --8-Bit adder architecture
        architecture structural of 8bit-adder is
        component full_adder is
             port(a, b, carry_in : in std_logic;
        total, carry_out : out std_logic);
end component full_adder;
        signal carry_0, carry_1, carry_2, carry_3, carry_4, carry_5, carry_6: std_logic; --carry signals for adders
        --set of 8 full adders which comprise the add-sub command. Each full adder is made up of 2 half adders.
         --(a(in), b(in), carry_in(in), total(out), carry_out(out))
        begin
             fullAdder0: full_adder port map(in_1(0), in_2(0),'0', total(0), carry_0); --carry_in for the first full_adder is always 0 fullAdder1: full_adder port map(in_1(1), in_2(1), carry_0, total(1), carry_1); full_adder port map(in_1(2), in_2(2), carry_1, total(2), carry_2);
              fullAdder3: full_adder port map(in_1(3), in_2(3), carry_2, total(3), carry_3); fullAdder4: full_adder port map(in_1(4), in_2(4), carry_3, total(4), carry_4);
              fullAdder5: full_adder port map(in_1(5), in_2(5), carry_4, total(5), carry_5); fullAdder6: full_adder port map(in_1(6), in_2(6), carry_5, total(6), carry_6); fullAdder7: full_adder port map(in_1(7), in_2(7), carry_6, total(7), open
        end architecture structural;
        --Full Adder Entity
        entity full adder is
            port(a, b, carry_in : in std_logic;
                  total, carry_out : out std_logic);
        end entity full_adder;
        --Full Adder architecture
        architecture structural of full_adder is
        component half_adder is
           port(a, b : in std_logic;
                total, carry : out std_logic);
        end component half_adder;
         signal sig_1, sig_2, sig_3 : std_logic;
                                      --(a(in), b(in), total(out), carry_out(out))
         begin
             h1: half_adder port map(a, b, sig_1, sig_3);
h2: half_adder port map(sig_1, carry_in, total, sig_2);
             carry_out <= sig_2 or sig_3;</pre>
         end architecture structural:
```

Fig 2: regFile.vhdl

C:\Users\Shane\School Classes\CPEG 324 (System Design II)\Labs\Lab 3\regFile.vhdl - Sublime Text (UN

```
File Edit Selection Find View Goto Tools Project Preferences Help
                                       regFile.vhdl
         --regFile entity
         --Contains 4, 8 bit registers that are initialized to 0
         entity regFile is
           port(
              RD : in std_logic_vector(1 downto 0); --RD Reg
              RS : in std_logic_vector(1 downto 0); --RS Reg
RT : in std_logic_vector(1 downto 0); --RT Reg
              Write_Data : in std_logic_vector(7 downto 0); --Write Data
              CLK : in std_logic; --Clock
              Write_Enable : in std_logic; --Write Enable
             RS_DATA : out std_logic_vector(7 downto 0);
RT_DATA : out std_logic_vector(7 downto 0)
         end entity regFile;
         --regFile archtitecture
         architecture behavioral of regFile is
            --signals for all our registers which are 8 bits and filled with 0's
            signal R1 : std_logic_vector(7 downto 0) := "000000000";
           signal R2 : std_logic_vector(7 downto 0) := "00000000";
signal R3 : std_logic_vector(7 downto 0) := "00000000";
signal R4 : std_logic_vector(7 downto 0) := "00000000";
              --- 2bits is enough to represent 4 registers
              with RS select RS_DATA <=
                R1 when "00",
R2 when "01",
R3 when "10",
                R4 when others;
              with RT select RT_DATA <=
                R1 when "00",
R2 when "01",
R3 when "10",
                R4 when others;
              process (CLK) is
                begin
                    if (CLK'event and CLK='1') then
                      if (Write_Enable = '1') then
                        if (RD = "00") then
R1 <= Write_Data;
                        elsif (RD = "01") then
                        R2 <= Write_Data;
elsif (RD = "10") then
                        R3 <= Write_Data;
elsif (RD = "11") then
                          R4 <= Write_Data;
                        end if;
                     end if;
                  end if;
                end process;
         end architecture;
```

Fig 3: clock-filter.vhdl

C:\Users\Shane\School Classes\CPEG 324 (System Design II)\Labs\Lab 3\clock-filter.vhdl - Sublime Text (UNREGISTER

```
File Edit Selection Find View Goto Tools Project Preferences Help
                                          × clock-filter.vhdl
       --Created by Shane Cincotta 5/7/19
       library ieee;
       use ieee.std_logic_1164.all;
       --clock-filter entity
       --Used to skip instructions.
       entity clock-filter is
        port(
          clk_in : in std_logic;
           clk_out : out std_logic;
           S: in std_logic;
           skip: in std_logic
       end entity clock-filter;
       --clock-filter archtitecture
       architecture structural of clock-filter is
        component flipflop is
            port(
            clk : in std logic;
            R : in std logic;
            D : in std_logic;
            Q : out std_logic
         end component flipflop;
         component dLatch is
           port(
            E : in std_logic;
            D : in std logic;
            Q : out std_logic
         end component dLatch;
       signal Q0, Q1, Q2, Q3, Q4, D3, D4 : std_logic := '1';
         flipflop0 : flipflop port map(clk_in, Q3, '1', Q0);
         flipflop1 : flipflop port map(clk_in, Q4, Q0, Q1);
         flipflop2 : flipflop port map(clk_in, '0', Q1, Q2);
         dLatch0 : dLatch port map(clk_in, D3, Q3);
         dLatch1 : dLatch port map(clk_in, D4, Q4);
         D3 <= S and D4;
         D4 <= skip and Q2 and Q1 and Q0;
         clk_out <= Q2 and clk_in after 1 ps;</pre>
       end architecture structural;
```

C:\Users\Shane\School Classes\CPEG 324 (System Design II)\Labs\Lab 3\clock-filter.vhdl - Sublime Text (UNREGISTERED)

```
File Edit Selection Find View Goto Tools Project Preferences Help
                                          × clock-filter.vhdl
       --Flip-flop entity
       --D Flip-Flop
       entity flipflop is
          port(
             clk : in std_logic;
             R : in std_logic;
             D : in std_logic;
             Q : out std_logic
       end entity flipflop;
       --Flip-flop archtitecture
       architecture behavioral of flipflop is
         signal qt : std_logic :='1';
       begin
          process (clk,R) is
          begin
             if (R = '1') then
               qt <= '0';
             elsif clk'event and clk = '1' then
                 qt <= D;
             end if;
          end process;
          Q<=qt;
       end architecture behavioral;
       --D-latch entity
       --D-latch
       entity dLatch is
          port(
             E : in std logic;
             D : in std logic;
             Q : out std_logic
          );
       end entity dLatch;
       --D-latch archtitecture
       architecture behavioral of dLatch is
         signal t : std logic := '0';
       begin
          with E select t<=
           D when '1',
           t when others;
          Q<=t;
       end architecture behavioral;
```

Fig 4: Calc.vhdl

C:\Users\Shane\School Classes\CPEG 324 (System Design II)\Labs\Lab 3\Calc.vhdl - Sublime Text (UNREGISTERED)

```
File Edit Selection Find View Goto Tools Project Preferences Help
               --Created By Shane Cincotta 5/7/19
               library ieee;
use ieee.std_logic_1164.all;
               use ieee.numeric_std.all;
               --Calc entity
               entity Calc is
                  port(
    I : in std_logic_vector(7 downto 0); --instruction input
    clk : in std_logic
               end entity Calc;
               --Calc architecture
               architecture structural of Calc is
                  component add-sub is
                         port(
                                 in_1, in_2 : in std_logic_vector(7 downto 0); --in_1 and in_2 are the operands mode_sel : in std_logic; --controls if Were doing addition or subtraction, 0 if addition, 1 if subtraction total : out std_logic_vector(7 downto 0)
                  );
end component add-sub;
                   component regFile is
                        port(
   RD : in std_logic_vector(1 downto 0);
   RS : in std_logic_vector(1 downto 0);
   RT : in std_logic_vector(1 downto 0);
   Write_Data : in std_logic_vector(7 downto 0);
   CLK : in std_logic;
   Write_Enable : in std_logic;
   RS_DATA : out std_logic_vector(7 downto 0);
   RT_DATA : out std_logic_vector(7 downto 0);
   RT_DATA : out std_logic_vector(7 downto 0);
};
                   );
end component regFile;
                   component clk_filter is
                      port(
clk_in : in std_logic;
                          clk_out : out std_logic;
S: in std_logic;
                         skip: in std_logic
                   );
end component clk_filter;
               signal RS, RT, RD : std_logic_vector(1 downto 0); --2 bits to represent our 4 registers
signal filtered_clk, Write_Enable, display, WD_sel, skip, skip_compare : std_logic;
signal Write_Data, RS_DATA, RT_DATA, extended_immediate, ALU_OUTPUT: std_logic_vector(7 downto 0);
```

C:\Users\Shane\School Classes\CPEG 324 (System Design II)\Labs\Lab 3\Calc.vhdI - Sublime Text (UNREGISTERED)

File Edit Selection Find View Goto Tools Project Preferences Help

```
Calc.vhdl
          regFile_0 : regFile port map(RS, RT, RD, Write_Data, filtered_clk, Write_Enable, RS_DATA, RT_DATA);
ALU: add-sub port map(RS_DATA, RT_DATA, I(7), ALU_OUTPUT);
          clk_filter_0 : clk_filter port map(clk, filtered_clk, I(4), skip);
          --Making control signals (see data path)
          RD \leftarrow I(5 \text{ downto } 4);
          RT <= I(1 downto 0);
          display <= not (I(7) or I(6) or I(5)); --Used for printing contents of register
          with display select RS <=
            I(3 downto 2) when '0',
             I(4 downto 3) when others;
          --Make immediate sign extended
          extended_immediate(3 downto 0) <= I(3 downto 0);</pre>
          with I(3) select extended_immediate(7 downto 4) <= "1111" when '1',
"0000" when others;
          WD_sel \leftarrow not(I(7) and I(6));
          with WD sel select Write Data <=
            extended_immediate when '0', --sign extended value written to RD ALU_OUTPUT when others; --ALU result written to RD
          --Write Data is written to RD if instruction is add, sub or LI
          Write Enable <= I(7) or I(6);
          --checks opcode and skip bit
          skip <= (not I(7)) and (not I(6)) and I(5) and skip_compare;
          --Compare registers to determine if Write Enable should skip or not
          skip_compare <= (RS_DATA(7) xnor RT_DATA(7)) and</pre>
                       (RS_DATA(6) xnor RT_DATA(6)) and (RS_DATA(5) xnor RT_DATA(5)) and
                       (RS_DATA(4) xnor RT_DATA(4)) and
                       (RS_DATA(3) xnor RT_DATA(3)) and (RS_DATA(2) xnor RT_DATA(2)) and (RS_DATA(1) xnor RT_DATA(1)) and
                       (RS_DATA(0) xnor RT_DATA(0)
                       );
          --Prints value to display
          process(filtered_clk, display) is
             variable value : integer;
104
             begin
               if((filtered_clk'event and filtered_clk = '1') and (display = '1')) then
                 value := to_integer(signed(RS_DATA));
report integer'image(value) severity note; --print the value
               end if;
          end process;
        end architecture structural;
```