

CISC260 Machine Organization and Assembly Language

Build A Simple Computer

1. Any function defined on binary input and output variables can be implemented as Boolean expression.
True or False?

A.True

B.False

2. Which of the following is the canonical expression for XOR?

- A. $Y = \sim (A \mid B)$
- B. $Y = \sim A \mid \sim B$
- C. $Y = \sim A \& B$
- D. $Y = (\sim A \& B) \mid (A \& \sim B)$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


2. Which of the following is the canonical expression for XOR?

A. $Y = \sim (A \mid B)$


B. $Y = \sim A \mid \sim B$

C. $Y = \sim A \& B$

D. $Y = (\sim A \& B) \mid (A \& \sim B)$



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0




1 Half Adder

$C = \text{Carry}$
 $S = \text{sum}$



$$\begin{array}{r} a \\ + b \\ \hline C \ S \end{array}$$

a	b	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


$$S = f(a, b) = \text{XOR}(a, b)$$



2. Full Adder




a	b	CI	S	Co
1	1	1	1	1




3, Adder


$$\begin{array}{r}
 a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0 \\
 +) \quad b_7 b_6 \dots \dots \dots - b_0 \\
 \hline
 \end{array}$$



Ripple Adder



4. Decoder



ADD
SUB
AND
NOT
OR
SLL
SRL
;
|

3. Which of the following is the canonical expression for the function defined by the following truth table?

- A. $Y = A.\sim B.\sim S$
- B. $Y = A.B.\sim S$
- C. $Y = \sim A.B.S$
- D. $Y = A.B.S$
- E. $Y = A.\sim B.\sim S + A.B.\sim S + \sim A.B.S + A.B.S$

A	B	S	Y
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

3. Which of the following is the canonical expression for the function defined by the following truth table?

- A. $Y = A \cdot \sim B \cdot \sim S$
- B. $Y = A \cdot B \cdot \sim S$
- C. $Y = \sim A \cdot B \cdot S$
- D. $Y = A \cdot B \cdot S$
- E. $Y = A \cdot \sim B \cdot \sim S + A \cdot B \cdot \sim S + \sim A \cdot B \cdot S + A \cdot B \cdot S$


multiplexer

X: don't care

A	B	S	Y
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

\Rightarrow

A	B	S	Y
A	X	0	A
X	B	1	B



4. Are the following two Boolean expressions equivalent to each other for the function $Y = f(A,B,S)$ defined by the following truth table?

$$Y = A \& \sim S \mid B \& S$$


$$Y = A \& \sim B \& \sim S \mid A \& B \& \sim S \mid \sim A \& B \& S \mid A \& B \& S$$

A	B	S	Y
<hr/>			
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

A. Yes

B. No

5 Mux



A	B	C	D	S ₀	S ₁	Y
A	x	x	x	0	0	A
x	B	x	x	0	1	B
x	x	C	x	1	0	C
x	x	x	D	1	1	D


6. ALU



opcode

	opcode
ADD	0000
SUB	0001
...	...

00101000 10110110



operands

Programmable!!

Insanity: doing the same thing over and over again and expecting different results? -Albert Einstein

Do you agree or not?

A.Yes

B.No

7. Storage

- read
- write
- Addressable





\Rightarrow

A	B	S_0	Y
A	X	0	A
X	B	1	B


B	S_0	Y
0	0	?
1	0	?
1	1	1
1	0	1
0	0	1
0	1	0
0	0	0

Sequential logic
v.s.

combinational logic



Byte Addressed



Stored program!

Von Neumann

0000 | 111 | 00 | 000

opcode

Machine Instruction


Register file

operands

Assembly
code

ADD R7, R0, R1

$R_7 \leftarrow R_0 + R_1$




Programming: Unbounded computation with finite size of program

Example: to compute $c = a \times b$ in a machine that does not have build-in instruction for multiplication

Solution1:

$R0 \leftarrow a, R1 \leftarrow b$ // Load a, b into registers . Will discuss such instructions in ARM

SUB	R7, R7, R7	
ADD	R7, R7, R0	 # of instructions = b
ADD	R7, R7, R0	
...		
ADD	R7, R7, R0	

Space complexity: $O(b)$


Time complexity: $O(b)$

Solution 2:

Register assignment: $R0 \leftarrow a$, $R1 \leftarrow b$, $R7 \leftarrow c$, $R2 \leftarrow 1$, $R3 \leftarrow 0$

Address: Instruction

0x00	SUB	R7, R7, R7
LOOP:	ADD	R7, R7, R0
0x04	SUB	R1, R1, R2
0x06	BRZ	R1, EXIT
0x08	BRZ	R3, LOOP
EXIT:		



Label: Address for label

LOOP: 0x02

EXIT: 0x0A

```
c = 0
while (b > 0) {
    c = c + a;
    b = b - 1;
}
```

Default order of execution is sequential. We need a new type of instruction for flow control

Space complexity: $O(1)$ fixed size

Time complexity: $O(b)$

Branch Instruction (flow control)

Branch condition BAddr

If(condition true)

$PC \leftarrow BAddr$

Else

$PC \leftarrow PC + 2$ // sequence order, add 2 bytes to get
 // the addr of the next instruction

BRZ R3, LOOP


00 1001 0 011 000010

0X24C2

unused opcode w src BAddr

A Simple Computer

- Data path
- Decoder
- Mux



bits	15:14	13:10	9	8:6	5:3	2:0
field	unused	opcode	w	src1	src2	dst

where the fields are defined as follows.

opcode : operation to be performed by the processor
w: write back ALU output to register file (1 = yes, 0 = no)
src1: address of the first ALU operand in the register file
src2: address of the second ALU operand in the register file
dst: address in the register file where the output is written

The opcode and meaning of these instructions are listed in the following table.

opcode	Binary encoding	Operation
ADD	0x0	$R[\text{src1}] + R[\text{src2}] \rightarrow R[\text{dst}]$
SUB	0x1	$R[\text{src1}] - R[\text{src2}] \rightarrow R[\text{dst}]$
SLL	0x2	$R[\text{src1}] \ll 1 \rightarrow R[\text{dst}]$
SRL	0x3	$R[\text{src1}] \gg 1 \rightarrow R[\text{dst}]$
INV	0x4	$\sim R[\text{src1}] \rightarrow R[\text{dst}]$
XOR	0x5	$R[\text{src1}] \wedge R[\text{src2}] \rightarrow R[\text{dst}]$
OR	0x6	$R[\text{src1}] \vee R[\text{src2}] \rightarrow R[\text{dst}]$
AND	0x7	$R[\text{src1}] \& R[\text{src2}] \rightarrow R[\text{dst}]$
INCR	0x8	$R[\text{src1}] + 1 \rightarrow R[\text{dst}]$
BRZ	0x9	If $R[\text{src1}] = 0$, branch to <u>BAddr</u>
BLEZ	0xA	If $R[\text{src1}] \leq 0$, branch to <u>BAddr</u>
JUMP	0xE	Jump to <u>JAddr</u>
HALT	0xF	Stop execution

Solution 3:

Register assignment: $R0 \leftarrow a$, $R1 \leftarrow b$, $R7 \leftarrow c$, $R2 \leftarrow 1$, $R3 \leftarrow 0$

Source code

```
c = 0
while (b > 0) {
    if (b & 0x01 == 1)
        c = c + a;
    a = a << 1;
    b = b >> 1;
}
return c;
```

Space complexity: $O(1)$

Time complexity: $O(\log_2 b)$

Assembly code


Address: Instruction

```
0x00  SUB  R7, R7, R7
LOOP: BRZ  R1, EXIT
0x04  AND  R4, R1, R2
0x06  BRZ  R4, ELSE
0x08  ADD  R7, R7, R0
ELSE: SLL  R0, R0
0x0C  SRL  R1, R1
0x0E  BRZ  R3, LOOP
EXIT: HALT
```

Machine code

unused	opcode	w	src1	src2	dst
00	0001	1	111	111	111
00	1001	0	001	010000	
00	0111	1	001	010	100
00	1001	0	100	001010	
00	0000	1	111	000	111
00	0010	1	000	000	000
00	0011	1	001	000	001
00	1001	0	011	000010	
00	1111	0	000	000	000

A Simple Computer with added large memory



Two new instructions (data transportation):

LD src1, dst

$$R[\text{dst}] \leftarrow M[R[\text{src1}]]$$

ST src1, src2

$$M[R[\text{src1}]] \leftarrow R[\text{src2}]$$

- Data path
- Decoder
- Mux

Instruction independent from data,
indirect: operand is not the data
itself, but the location of the data.