

Project 2 part 2-Schematic and Simulation


Wangqing Shen

Qianzi Yan


Xiwei Zhang

11/16/2015


1. Total schematic of 8-inupts-reponser:




2. Total test schematic for 8-inupts-reponser:





(1) If $a_3=0$, then four bulks will be lighted.








(2) If $a_5=0$, then six bulks will be lighted.





(3) We also simulated the situation that there were two voters and recognized the faster one.







4. The following are schematics and simulations of each part:

(i) The 1st part:

Schematic:








Simulation:

(1) We've simulated some possible situations:



For example:


① No.4 is the fastest.








② No.6 is the fastest.







(2) Simulated with two inputs and the fastest signal can lock the D-latch, thus the following signal won't have an effect on the output:






(ii) The 2nd part:
Schematic:





Simulation:




(iii)The 3rd part:

Schematic:



Simulation:



The simulation of the 2nd part and the 3rd part fit the truth table, thus these two parts are logically correct.