

Basic Language Concepts

Describing Design Entities



- Primary programming abstraction is a design entity
 - Register, logic block, chip, board, or system
- What aspects of a digital system do we want to describe?
 - Interface: how do we connect to it
 - Function: what does it do?

Describing the Interface: The Entity Construct





- The interface is a collection of ports
 - Ports are a new programming object: signal
 - Ports have a type, e.g., bit
 - Ports have a mode: in, out, inout (bidirectional)

The Signal Object Type


- VHDL supports four basic objects: variables, constants, signals and file types (1993)
- Variable and constant types
 - Follow traditional concepts
- The signal object type is motivated by digital system modeling
 - Distinct from variable types in the association of time with values
 - Implementation of a signal is a sequence of timevalue pairs!
 - Referred to as the driver for the signal

Example Entity Descriptions







Describing Behavior: The Architecture Construct




- Description of events on output signals in terms of events on input signals: the signal assignment statement
- Specification of propagation delays
- Type bit is not powerful enough for realistic simulation: use the IEEE 1164 value system

Example Entity Descriptions: IEEE 1164







```
library IEEE;
use IEEE.std_logic_1164.all;


entity half_adder is
port (a, b : in std_ulogic;
sum, carry :out std_ulogic);
end entity half_adder;


architecture behavioral of half_adder is
begin
sum <= (a xor b) after 5 ns;
carry <= (a and b) after 5 ns;
```

end architecture behavioral:

 Use of the IEEE 1164 value system requires inclusion of the library and package declaration statements

- Libraries are logical units that are mapped to physical directories
- Packages are repositories for type definitions, procedures, and functions





- Separate the specification of the interface from that of the implementation
 - An entity may have multiple architectures
- Configurations associate an entity with an architecture
 - Binding rules: default and explicit
- Use configurations (more later!)


- Primary design units
 - Entity
 - Configuration
 - Package Declaration
 - These are not dependent on other design units
- Secondary design units
 - Package body
 - Architecture
- Design units are created in design files
- Now you know the layout of a VHDL program!

A VHDL Model Template


```
library library-name-1, library-name-2;
                                                        Declare external libraries and
use library-name-1.package-name.all;
                                                        visible components
use library-name-2.package-name.all;
entity entity_name is
port(
          input signals : in type;
                                                         Define the interface
           output signals : out type);
end entity entity name;
architecture arch name of entity name is
-- declare internal signals
-- you may have multiple signals of different types
                                                                Declare signals used to connect
signal internal-signal-1 : type := initialization;
                                                                components
signal internal-signal-2 : type := initialization;
begin
-- specify value of each signal as a function of other signals
                                                                      Definition of how & when internal
internal-signal-1 <= simple, conditional, or selected CSA;
                                                                      signal values are computed
internal-signal-2 <= simple, conditional, or selected CSA;
output-signal-1 <= simple, conditional, or selected CSA;
                                                                      Definition of how & when external
output-signal-2 <= simple, conditional, or selected CSA;
                                                                      signal values are computed
end architecture arch_name;
```

architecture dataflow of full_adder is
signal s1, s2, s3 : std_ulogic;

constant gate_delay: Time:= 5 ns;
begin
L1: s1 <= (In1 xor In2) after gate_delay;
L2: s2 <= (c_in and s1) after gate_delay;
L3: s3 <= (In1 and In2) after gate_delay;
L4: sum <= (s1 xor c_in) after gate_delay;
L5: c_out <= (s2 or s3) after gate_delay;
end architecture dataflow;</pre>



- The constant programming object
 - Values cannot be changed
- Use of signals in the architecture
 - Internal signals connect components
- A statement is executed when an event takes place on a signal in the RHS of an expression
 - 1-1 correspondence between signal assignment statements and signals in the circuit
 - Order of statement execution follows propagation of events in the circuit
 - Textual order does not imply execution order



In the absence of initialization, default values are determined by signal type


Waveform elements describe time-value pairs

Transactions are internal representations of signal value assignments

Events correspond to new signal values


A transaction may lead to the same signal value

Implementation of Signals (cont.)




- Driver is set of future signal values: current signal value is provided by the transaction at the head of the list
- We can specify multiple waveform elements in a single assignment statement
 - Specifying multiple future values for a signal
- Rules for maintaining the driver
 - Conflicting transactions

Example: Waveform Generation



signal <= '0','1' after 10 ns,'0' after 20 ns,'1' after 40 ns;

- Multiple waveform elements can be specified in a single signal assignment statement
- Describe the signal transitions at future point in time
 - Each transition is specified as a waveform element



- At any point in time what is the value of the bus signal?
- We need to "resolve" the value
 - Take the value at the head of all drivers
 - Select one of the values according to a resolution function
- Predefined IEEE 1164 resolved types are std_logic and std_logic_vector

```
note type
library IEEE;
use IEEE.std_logic_1164.all;
entity mux4 is
port ( In0, In1, In2, In3 : in std_logic_vector (7 downto 0);
Sel: in std_logic_vector(1 downto 0);
Z : out std_logic_vector (7 downto 0));
end entity mux4;
architecture behavioral of mux4 is
begin
Z \le In0 after 5 ns when Sel = "00" else
In1 after 5 ns when Sel = "01" else
                                                         Evaluation Order is
In 2 after 5 ns when Sel = "10" else
                                                         important!
In 3 after 5 ns when Sel = "11" else
"00000000" after 5 ns;
end architecture behavioral;
```

 First true conditional expression determines the output value

 "unaffected": Value of the signal is not changed.


```
library IEEE;
use IEEE.std_logic_1164.all;
entity mux4 is
port (In0, In1, In2, In3 : in std_logic_vector (7 downto 0);
Sel: in std_logic_vector(1 downto 0);
Z : out std_logic_vector (7 downto 0));
end entity mux4;
architecture behavioral-2 of mux4 is
begin
with Sel select
Z \leq (In0 \text{ after } 5 \text{ ns}) \text{ when "00"},
(In1 after 5 ns) when "01",
(In2 after 5 ns) when "10",
                                         All options must be covered
(In3 after 5 ns) when "11"
                                         and only one
(In3 after 5 ns) when others;
                                         must be true!
end architecture behavioral:
```

- The "when others" clause can be used to ensure that all options are covered
- The "unaffected" clause may also be used here

- Inertial delay
 - Default delay model
 - Suitable for modeling delays through devices such as gates
- Transport Delay
 - Model delays through devices with very small inertia, e.g., wires
 - All input events are propagated to output signals
- Delta delay
 - What about models where no propagation delays are specified?
 - Infinitesimally small delay is automatically inserted by the simulator to preserve correct ordering of events


VHDL simulation cycle

- The current time Tc is set to Tn;
- Each active signal is updated; as result of signal updates events are generated.
- Each process that was suspended waiting on signal events that occurred in this simulation cycle resumes; processes also resume which were waiting for a certain, completed, time to elapse;
- Each resumed process executes until it suspends;
- The time Tn of the next simulation cycle is determinedas the earliest of the following three time values:
 - 1. TIME'HIGH;
 - 2. The next time at which a driver becomes active
 - 3. The next time at which a process resumes;




- signal <= reject time-expression inertial value-expression after time-expression;
- Most general form of a waveform element

```
architecture transport_delay of half_adder is
signal s1, s2: std_logic:= '0';
begin
s1 <= (a xor b) after 2 ns;
s2 <= (a and b) after 2 ns;
sum <= transport s1 after 4 ns;
carry <= transport s2 after 4 ns;
end architecture transport_delay;</pre>
```




library IEEE;
use IEEE.std_logic_1164.all;
entity combinational is
port (In1, In2: in std_logic;
z : out std_logic);
end entity combinational;

architecture behavior of combinational
signal s1, s2, s3, s4: std_logic:= '0';
begin
s1 <= not In1;
s2 <= not In2;
s3 <= not (s1 and In2);
s4 <= not (s2 and In1);
z <= not (s3 and s4);
end architecture behavior;</pre>



Delta Delays: Behavior



Delay models

- Inertial
 - For devices with inertia such as gates
 - VHDL 1993 supports pulse rejection widths

Transport

- Ensures propagation of all events
- Typically used to model elements such as wires

Delta

- Automatically inserted to ensure functional correctness of code blocks that do not specify timing
- Enforces the data dependencies specified in the code

- Primary unit of abstraction is a design entity
- Design units include
 - Primary design units
 - entity, configuration, package declaration
 - Secondary design units
 - architecture, package body
- Concurrent signal assignment statements
 - Simple, selected, conditional
 - Can be coalesced to form models of combinational circuits