CPEG 422/622 Spring 2020

Homework 3

Due March <u>16th</u> at midnight (through Canvas)
Put your name in the comment part of the code you submitted!


1. Please implement a 24-bit universal shift register with VHDL programming, the register should have clear, parallel load, shift right, shift left, and store function. The entity view is shown below:

- a) Clear is synchronous reset (clock rising edge sensitive)
- b) Control signals (also synchronized by clock rising edge) defined as:
 - 00 STORE (hold Serial_out, Parallel_out and register values)
 - 01 RIGHT (shift right, Serial_in is loaded to the leftmost register, and rightmost bit is sent to Serial_out)
 - 10 LEFT (shift left, Serial_in is loaded to the rightmost register, and leftmost bit is sent to Serial_out)
 - 11 PARALLEL (load "Parallel in" to the register in parallel.)

Please submit your design source file and testbench.

2. An FSM that controls booth multiplication is shown below, please write a VHDL code to implement this FSM. Submit your source files and testbench.

```
entity booth_control is
- Port ():
Port
     (
             in STD_LOGIC;
      clock
      reset:
               in STD_LOGIC;
             in STD_LOGIC;
      start
      count_up : in STD_LOGIC;
              : out STD_LOGIC;
      init
      loadA
              : out STD_LOGIC;
              out STD_LOGIC;
      shift
              out STD_LOGIC
     ):
end booth_control;
```



- a) reset is synchronous (clock rising edge sensitive)
- b) Initial state is S₀, and FSM has four states in total.

S₀: Idle, circuit is ready.

 S_1 : Init, initialize components.

S₂: LoadA, selectively load result from adder/subtractor to product register.

S₃: Shift, shift product register and multiplier register one bit to the right.

c) State transitions caused by input (synchronized by clock rising edge) are:

 S_0 : if start=1, $S_0 \rightarrow S_1$; otherwise remains in S_0 .

 S_1 : S_1 always moves to S_2 regardless of the inputs.

S₂: S₂ always moves to S₃ regardless of the inputs.

 S_3 : if count_up=1, $S_3 \rightarrow S_0$; otherwise if $S_3 \rightarrow S_2$.

d) Outputs at each state are:

S₀: done=1; Init=0; LoadA=0; Shift=0;

S₁: done =0; Init=1; LoadA=0; Shift=0;

S₂: done =0; Init=0; LoadA=1; Shift=0;

S₃: done =0; Init=0; LoadA=0; Shift=1;