CISC260 Machine Organization and Assembly Language

ARM and Its ISA

Credits: Some of the slides are adopted/adapted from the Harris&Harris

[quiz] For any logic devise, its output is solely determined by the input. Correct or not?

A.Yes

B.No

C. Depends

D.Don't know

ARM (32bit, single cycle computer)

- Data path
- Parse/Decoder
- Control/Mux




Figure 7.13 Complete single-cycle processor

LIdU, CISCZOU

ARM (32bit, multiple cycle pipelined computer)




Figure 7.30 Complete multicycle processor

Stages:

- Instruction Fetch
- Instruction Decode
- Execution
- Memory
- Write Back

A Programmer's Perspective

Memory





Figure 6.30 Example ARM memory map

Table 6.1 ARM register set

Name	Use
R0	Argument / return value / temporary variable
R1-R3	Argument / temporary variables
R4-R11	Saved variables
R12	Temporary variable
R13 (SP)	Stack Pointer
R14 (LR)	Link Register
R15 (PC)	Program Counter



Features of ARM Instruction Set Common to RISC:

- Load-Store architecture
- All instructions are the same length (32-bit)
- 3-address instruction

Unique to ARM

- Conditional execution of every instruction
- Possible to load/store multiple registers at once
- Possible to combine shift and ALU operations in a single instruction

Basic ARM Instructions

Data processing:


Meaning r1, r2, r3 $r1 \leftarrow r2 + r3$ ADD r1, r2, r3 $r1 \leftarrow r2 - r3$ SUB r1, r2, r3 r1 ← r2 & r3 AND ORR r1, r2, r3 r1 ← r2 | r3 r1, r2 $r1 \leftarrow ^{\sim} r2$ MVN $r1 \leftarrow r2 << 10$ LSL r1, r2, #10 LSR $r1 \leftarrow r2 >> 10$ r1, r2, #10

Data Transfer (Memory):

LDR	r1, [r2, #20]	•	$r1 \leftarrow Memory[r2 + 20]$
	, , , ,		Memory[r2 + 20] \leftarrow r1
STR	r1, [r2, #20]		,
SWAP	r1, [r2, #20]		$r1 \leftrightarrow Memory [r2+20]$
MOV	r1, r2		r1 ← r2

Branching:

CMP	r1, r2	Condition flag NZCV is set per the outcome of r1-r2
В	label	PC ← Address of label
BL	label	$PC \leftarrow Address of label, r14 \leftarrow PC+4$




These formats allow variations to the basic instructions:


- operand types, e.g., ADD r1, r2, #4
- condition suffix, e.g., BEQ, ADDEQ, ADDS .c.260

Variation on the operands for data processing instructions

ADD r0, r1, r2


ADD r0, r1, r2, LSL r3





Shift Type	sh
LSL	002
LSR	012
ASR	102
ROR	112

Liao, CISC260



Immediate value from Src2

- Src2 has 12 bits and can encode unsigned integers 0 4095
- But ARM uses a different encoding

Note: As programmer, you put in an immediate value and the assembler will let you know if that value can be encoded.

Format for data transfer instructions

• funct:

■ *I*: Immediate bar

■ **P:** Preindex

■ *U*: Add

■ *B*: Byte


■ **W**: Writeback

• *L*: Load

Value	1	U
0	Immediate offset in Src2	Subtract offset from base
1	Register offset in Src2	Add offset to base

L	В	Instruction
0	0	STR
0	1	STRB
1	0	LDR
1	1	LDRB

P	W	Indexing Mode
0	1	Not supported
0	0	Postindex
1	0	Offset
1	1	Preindex



Liao, CISC260

Variation on the operands for data transferring instructions

While (2)

```
LDR r0, [r1] ; r0 = M[r1] 

LDR r0, [r1, #4] ; r0 = M[r1 + 4] 

LDR r0, [r1, r2] ; r0 = M[r1 + r2] 

LDR r0, [r1, r2, LSL #2] ; r0 = M[r1 + (r2 < 2)] 

LDR r0, [r1, #4]! ; r0 = M[r1 + 4], r1 = r1 + 4 


LDR r0, [r1], #4 ; r0 = M[r1], r1 = r1 + 4 

LDR r0, [r1, r2]! ; r0 = M[r1 + r2], r1 = r1 + r2 

LDR r0, [r1], r2 ; r0 = M[r1], r1 = r1 + r2
```

Liao, CISC260

LDR, LDRH, LDRB




STR r0, [r1, r2, LSL #2] @ address = r1 + 4 x r2

@ if r2 has value 3, this has the same effect of STR r0, [r1,#12].


STR r0, [r1, #12]! @ pre-indexing


STR r0 [r1], #12 @ post-indexing

Pre-indexing



Post-indexing






These formats allow variations to the basic instructions:

- operand types, e.g., ADD r1, r2, #4
- condition suffix, e.g., BEQ, ADDEQ, ADDS....

cond	Mnemonic	Name	CondEx
0000	EQ	Equal	Z
0001	NE	Not equal	$ar{Z}$
0010	CS / HS	Carry set / Unsigned higher or same	С
0011	CC / LO	Carry clear / Unsigned lower	Ē
0100	MI	Minus / Negative	N
0101	PL	Plus / Positive of zero	\overline{N}
0110	VS	Overflow / Overflow set	V
0111	VC	No overflow / Overflow clear	\bar{V}
1000	н	Unsigned higher	Σ̄C
1001	LS	Unsigned lower or same	Z OR \bar{C}
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z OR (N \oplus V)$
1110	AL (or none)	Always / unconditional	ignored



Setting the Condition Flags: NZCV

Method 1: Compare instruction: CMP

Example: CMP R5, R6

- Performs: R5-R6
- Sets flags: If result is 0 (Z=1), negative (N=1), etc.
- Does not save result
- Method 2: Append instruction mnemonic with S

Example: ADDS R1, R2, R3

- Performs: R2 + R3
- Sets flags: If result is 0 (Z=1), negative (N=1), etc.
- Saves result in R1

- Instruction may be conditionally executed based on the condition flags
- Condition of execution is encoded as a condition mnemonic appended to the instruction mnemonic

```
Example: CMP R1, R2
SUBNE R3, R5, R8
```

- **NE:** condition mnemonic
- SUB will only execute if R1 ≠ R2 (i.e., Z = 0)

Example:

```
; performs R5-R9; sets condition flags; sets
```

Signed versus unsigned comparison

Suppose

```
r0 = 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ r1 = 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000
```

If the following instructions are executed

0x0000 1000: CMP r0, r1 0x0000 1004: BLO L1 0x0000 1008: BLT L2



Where will be the PC at?

A: L1

B: L2

C: 0x0000 100C **D**: 0x0000 1010

Value	Meaning	Value	Meaning
0	EQ (EQual)	8	HI (unsigned Higher)
1	NE (Not Equal)	9	LS (unsigned Lower or Same)
2	HS (unsigned Higher or Same)	10	GE (signed Greater than or Equal)
3	LO (unsigned LOwer)	11	LT (signed Less Than)
4	MI (Minus, <0)	12	GT (signed Greater Than)
5	PL - (PLus, >=0)	13	LE (signed Less Than or Equal)
6	VS (oVerflow Set, overflow)	14	AL (Always)
7	VC (oVerflow Clear, no overflow)	15	NV (reserved)

Based on this result,

N = 1 (the result is negative, treated as two's complement)

Z = 0 (the result is not zero)

C = 1 (there is carry out of the left-most bit)

V = 0 (there is no overflow)

Therefore, the instruction "BLO" is not taken because of suffix "LO" indicates unsigned lower, which is only taken when the carry bit is clear. - because if r0 is unsigned lower than r1, r0 - r1 will never have a carry.

Instead instruction "BLT" is taken when N != V, which is the case as shown above.

B.3 BRANCH INSTRUCTIONS

Figure B.4 shows the encoding for branch instructions (B and BL) and Table B.4 describes their operation.



Table B.4 Branch instructions

L	Name	Description	Operation
0	B label	Branch	PC ← (<u>PC+8</u>)+imm24 << 2
1	BL label	Branch with Link	LR ← (PC+8) - 4; PC ← (PC+8)+imm24 << 2

PC-relative addressing: Imm24 = # of words that the branch label is away from PC+8

ARM (32bit, multiple cycle pipelined computer)




Figure 7.30 Complete multicycle processor

Stages:

- Instruction Fetch
- Instruction Decode
- Execution
- Memory
- Write Back

ARM assembly code

0 x A0		THER			← PC	 PC = 0xA0
0xA4	ADD	R0,	R1,	R2		• $PC + 8 = 0xA8$
0xA8	SUB	R0,	R0,	R9 •	← PC+8	 THERE label is 3
0xAC	ADD	SP,	SP,	#8		
0xB0	MOV	PC,	LR			instructions past
0xB4 THERE	SUB	R0,	R0,	#1	← BTA	PC+8
0 x B8	BL	TEST				• So, imm24 = 3

Field Values

BTA = (PC + 8) + signext(imm24 << 2)

31:28	27:26 25:24	23:0	_
1011 ₂	10 ₂ 10 ₂	3	
cond	opfunct	imm24	
1011	10 10	0000 0000 0000 0000 0000 0011>	0xBA000003
		_	

ARM assembly code

31:28

27:26 25:24

```
LDRB R5, [R0, R3] \leftarrow BTA = (PC + 8) + signext(imm24 << 2)
0x8040 TEST
               STRB R5, [R1, R3]
0x8044
0x8048
               ADD
                    R3, R3, #1
0x8044
                    PC, LR
               MOV
0x8050
               \mathsf{BL}
                    TEST
                                   ← PC
0x8054
               LDR R3, [R1], #4
0x8058
               SUB
                    R4, R3, #9
                                   ← PC+8
```

- PC = 0x8050
- PC + 8 = 0x8058
- TEST label is 6 instructions before PC+8
- So, imm24 = -6

Field Values

 01.20 21.20 20.24	20.0	
1110 ₂ 10 ₂ 11 ₂	-6	
cond op funct	imm24	_
1110 10 11	1111 1111 1111 1111 1111 1010	OxEBFFFFA

23:0

Maximum **2**23

instructions backwards

Maximum $2^{23}-1$

instructions forwards

Table 6.12 ARM operand addressing modes

Operand Addressing Mode	Example	Description
Register		
Register-only	ADD R3, R2, R1	R3 ← R2 + R1
Immediate-shifted register	SUB R4, R5, R9, LSR #2	R4 ← R5 − (R9 >> 2)
Register-shifted register	ORR RO, R10, R2, ROR R7	RO ← R10 (R2 ROR R7)
Immediate	SUB R3, R2, #25	R3 ← R2 – 25
Base		
Immediate offset	STR R6, [R11, #77]	mem[R11+77] ← R6
Register offset	LDR R12, [R1, -R5]	R12 ← mem[R1 - R5]
Immediate-shifted register offset	LDR R8, [R9, R2, LSL #2]	$R8 \leftarrow mem[R9 + (R2 << 2)]$
PC-Relative	B LABEL1	Branch to LABEL1
		PC ←PC+8 +(offset

 $PC \leftarrow PC+8 + (offset)$


Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary
O _{hex}	0000 _{two}	4 _{hex}	0100 _{two}	8 _{hex}	1000 _{two}	c _{hex}	1100 _{two}
1 _{hex}	0001 _{two}	5 _{hex}	0101 _{two}	9 _{hex}	1001 _{two}	d _{hex}	1101 _{two}
2 _{hex}	0010 _{two}	6 _{hex}	0110 _{two}	a _{hex}	1010 _{two}	e _{hex}	1110 _{two}
3 _{hex}	0011 _{two}	7 _{hex}	0111 _{two}	b _{hex}	1011 _{two}	f _{hex}	1111 _{two}

Binary-to-Hexadecimal and Back


Convert the following hexadecimal and binary numbers into the other base: eca8 6420_{hex}

0001 0011 0101 0111 1001 1011 1101 1111_{two}

Just a table lookup one way:



And then the other direction too:



Liao, CISC260

[110 0000 [000 000] 001] 0000 0000 0010 Cond FI opcodes In Td C0813002 = addgt 13, 11, 12 100 E2813002 : add Y3, Y1, #2 EAFFFFB : b-12 [110,[0]0,[11] | 11] [11] [11] [0] a. Sign-ext 30 10000 = 20 1) old PC + 8 PC = old PC - 12

Liao, CISC260