Modeling Complex Behavior

Outline


- Abstraction and the Process Statement
 - Concurrent processes and CSAs

 Process event behavior and signals vs. variables

Timing behavior of processes

Attributes

Raising the Level of Abstraction




add R1, R2, R3 sub R3, R4, R5 move R7, R3

Instruction Set Simulation

- Concurrent signal assignment statements can easily capture the gate level behavior of digital systems
- Higher level digital components have more complex behaviors
 - Input/output behavior not easily captured by concurrent signal assignment statements
 - Models utilize state information
 - Incorporate data structures
- We need more powerful constructs

Extending the Event Model



- Combinational logic input/output semantics
 - Events on inputs causes re-computation
 - Re-computation may lead to events on outputs
- Computation of the value and time of output events can be a complex process


The Process Statement

```
library IEEE;
use IEEE.std logic 1164.all;
entity mux4 is
port (In0, In1, In2, In3: in std logic vector (7 downto 0);
     Sel: in std_logic_vector(1 downto 0);
     Z : out std logic vector (7 downto 0));
end entity mux4;
architecture behavioral-3 of mux4 is
                                                       Sensitivity List
process (Sel, In0, In1, In2, In3) is
variable Zout: std logic; — Use of variables rather than signals
begin
     if (Sel = "00") then Zout := In0;
     elsif (Sel = "01") then Zout := In1;
                                              Variable Assignment
     elsif (Sel = "10") then Zout := In2;
     else Zout:= In3;
     end if;
     Z <= Zout;
end process;
```

The Process Construct

- Statements in a process are executed sequentially
- A process body is structured much like conventional C function
 - Declaration and use of variables
 - if-then, if-then-else, case, for and while constructs
 - A process can contain signal assignment statements
- A process executes concurrently with other concurrent signal assignment statements

Concurrent Processes: Full Adder



- Each of the components of the full adder can be modeled using a process
- Processes execute concurrently
 - In this sense they behave exactly like concurrent signal assignment statements
- Processes communicate via signals

Concurrent Processes: Full Adder

```
library IEEE;
use IEEE.std logic 1164.all;
entity full adder is
port (In1, c_in, In2: in std_logic;
      sum, c out: out std logic);
end entity full_adder;
architecture behavioral of full_adder is
signal s1, s2, s3: std_logic;
constant delay:Time:= 5 ns;
begin
HA1: process (In1, In2) is
begin
s1 <= (In1 xor In2) after delay;
s3 <= (In1 and In2) after delay;
end process HA1;
```

```
HA2: process(s1,c_in) is
begin
sum <= (s1 xor c_in) after delay;
s2 <= (s1 and c_in) after delay;
end process HA2;

OR1: process (s2, s3) -- process
describing the two-input OR gate
begin
c_out <= (s2 or s3) after delay;
end process OR1;
```

end architecture behavioral;

Concurrent Processes: Half Adder

```
library IEEE;
use IEEE.std_logic_1164.all;
entity half adder is
port (a, b : in std_logic;
sum, carry : out std_logic);
end entity half_adder;
architecture behavior of half adder is
begin
sum proc: process(a,b) is
begin
if (a = b) then
sum <= '0' after 5 ns;
else
sum \le (a or b) after 5 ns;
end if;
end process;
```

```
carry_proc: process (a,b) is
begin
case a is
when '0' =>
carry <= a after 5 ns;
when '1' =>
carry <= b after 5 ns;
when others =>
carry <= 'X' after 5 ns;
end case;
end process carry_proc;
```

Processes + CSAs

```
library IEEE;
                                                                          MemRead MemWrite
use IEEE.std_logic_1164.all;
use IEEE.std logic arith.all;
                                                             address
entity memory is
port (address, write data: in std logic vector (7 downto 0);
                                                             write data
MemWrite, MemRead, clk, reset: in std logic;
                                                             read data <
read_data: out std_logic_vector (7 downto 0));
end entity memory;
                                                                             clk
                                                                                   reset
architecture behavioral of memory is
signal dmem0,dmem1,dmem2,dmem3: std logic vector (7 downto 0);
begin
mem proc: process (clk) is
-- process body
end process mem proc;
-- read operation CSA
end architecture behavioral;
```

Process + CSAs: The Write Process

```
mem proc: process (clk) is
begin
if (rising edge(clk)) then -- wait until next clock edge
if reset = '1' then -- initialize values on reset
dmem0 <= x"00"; -- memory locations are initialized to
dmem1 <= x"11";-- some random values
dmem2 \le x"22":
dmem3 \le x"33":
elsif MemWrite = '1' then -- if not reset then check for memory write
case address (1 downto 0) is
when "00" => dmem0 \le write data;
when "01" => dmem1 <= write data;
when "10" => dmem2 <= write data:
when "11" => dmem3 <= write data;
when others \Rightarrow dmem0 \Leftarrow x"ff";
end case;
end if;
end if:
end process mem proc;
```

Process + CSAs: The Read Statement

```
- memory read is implemented with a conditional signal assignment read_data <= dmem0 when address (1 downto 0) = "00" and MemRead = '1' else dmem1 when address (1 downto 0) = "01" and MemRead = '1' else dmem2 when address (1 downto 0) = "10" and MemRead = '1' else dmem3 when address (1 downto 0) = "11" and MemRead = '1' else x"00";
```

- A process can be viewed as single concurrent signal assignment statement
 - The external behavior is the same as a CSA
 - Processes describe more complex event generation behavior
- Processes execute concurrently in simulated time with other CSAs

Iteration

Example: A Simple Multiplier

```
architecture behavioral of mult32 is
constant module delay: Time:= 10 ns;
begin
mult process: process(multiplicand,multiplier) is
variable product register: std logic vector (63 downto 0) := X"0000000000000000;
variable multiplicand register: std logic vector (31 downto 0):= X"00000000";
begin
multiplicand register := multiplicand;
product register(63 downto 0) := X"00000000" & multiplier;
for index in 1 to 32 loop
if product register(0) = '1' then
product register(63 downto 32) := product register (63 downto 32) +
                                    multiplicand register(31 downto 0);
end if:
            -- perform a right shift with zero fill
product register (63 downto 0) := '0' & product register (63 downto 1);
end loop;
-- write result to output port
product <= product register after module delay;
end process mult process;
```

Iteration

- for loop index
 - Implicit declaration via "use"
 - Scope is local to the loop
 - Cannot be used elsewhere in model
- while loop
 - Boolean expression for termination

```
while j < 32 loop
...
j := j+1;
end loop;</pre>
```

Process Behavior

- All processes are executed once at start-up
- Thereafter dependencies between signal values and events on these signals determine process initiation
- One can view processes as components with an interface/function
- Note that signals behave differently from variables!

```
library IEEE;
use IEEE.std_logic_1164.all;
entity sig_var is
port (x, y, z: in std_logic;
res1, res2: out std_logic);
end entity sig_var;

architecture behavior of sig_var is
signal sig_s1, sig_s2: std_logic;
begin
proc1: process (x, y, z) is -- Process 1
variable var_s1, var_s2: std_logic;
```

```
begin
L1: var_s1 := x and y;
L2: var_s2 := var_s1 xor z;
L3: res1 <= var_s1 nand var_s2;
end process;

proc2: process (x, y, z) -- Process 2
begin
L1: sig_s1 <= x and y;
L2: sig_s2 <= sig_s1 xor z;
L3: res2 <= sig_s1 nand sig_s2;
end process;

end architecture behavior;
```

Variables vs. Signals: Example

```
proc1: process(d1,d2,d3)

variable var_s1: std_logic;
begin

var_s1 := d1 and d2;
res1 <= var_s1 xor d3;
end process;

proc2: process(d1,d2,d3)
begin

sig_s1 <= d1 and d2;
res2 <= sig_s1 xor d3;
end process;
```

Distinction between the use of variables vs. signals Computing values vs. computing time-value pairs Remember event ordering and delta delays!

Variables vs. Signals: Example

```
proc1: process(d1,d2,d3)


variable var_s1: std_logic;
begin

var_s1 := d1 and d2;
res1 <= var_s1 xor d3;

proc2: process(d1,d2,d3)
begin

sig_s1 <= d1 and d2;
res2 <= sig_s1 xor d3;
end process;
```


end process:



Using Signals in a Process

```
library IEEE;
library IEEE;
                                                use IEEE.std logic 1164.all;
                                                entity combinational is
use IEEE.std logic 1164.all;
                                                port (In1, In2: in std logic;
entity combinational is
                                                z : out std logic);
port (In1, In2: in std_logic;
                                                end entity combinational;
                                                signal s1, s2, s3, s4: std logic:= '0';
z: out std logic);
                                                begin
end entity combinational;
                                                sig in proc: process (In1, In2) is
signal s1, s2, s3, s4:
                                                begin
                                                s1 \leq not In1;
   std logic:= '0';
                                                s2 \le not In2;
begin
                                                s3 \le not (s1 and In2);
s1 <= not ln1;
                                                s4 \le not (s2 and In1);
                                                z \leq not (s3 and s4);
s2 <= not ln2;
                                                end process sig_in_proc;
s3 <= not (s1 and ln2);
                                                end architecture behavior;
                                Encapsulate in a
s4 <= not (s2 and ln1);
                                   process
z \leq not (s3 and s4);
end architecture behavior;
```

Using Signals in a Process (cont.)



Using concurrent signal assignment statements

Using signal assignment statements within a process

The Wait Statement

```
library IEEE;
use IEEE.std logic 1164.all;
entity dff is
port (D, Clk : in std logic;
Q, Qbar : out std_logic);
                                  signifies a value change on signal clk
end entity dff;
architecture behavioral of dff is
begin
output: process is
begin
wait until (Clk'event and Clk = '1'); -- wait for rising edge
Q \leq D after 5 ns;
Obar <= not D after 5 ns;
end process output;
end architecture behavioral;
```

 The wait statements can describe synchronous or asynchronous timing operations

The Wait Statement: Waveform Generation

```
library IEEE;
use IEEE.std_logic_1164.all;
entity two_phase is
port(phi1, phi2, reset: out std_logic);
end entity two_phase;
architecture behavioral of two_phase is
begin
rproc: reset <= '1', '0' after 10 ns;</pre>
```

```
clock_process: process is

begin

phi1 <= '1', '0' after 10 ns;


phi2 <= '0', '1' after 12 ns, '0' after

18 ns;

wait for 20 ns;

end process clock_process;

end architecture behavioral;
```



Note the "perpetual" behavior of processes

Wait Statement: Asynchronous Inputs

```
library IEEE; use IEEE.std logic 1164.all;
entity asynch dff is
port (R, S, D, Clk: in std logic;
Q, Qbar: out std_logic);
end entity asynch dff;
architecture behavioral of asynch_dff is
begin
                                            execute on event on any signal
output: process (R, S, Clk) is
begin
if (R = '0') then
Q <= '0' after 5 ns;
                                        implied ordering provides
Obar <= '1' after 5 ns;
                                        asynchronous set
elsif S = 0 then
                                        reset
Q \leq 1' after 5 ns;
Obar <= '0' after 5 ns;
elsif (rising_edge(Clk)) then
Q \le D after 5 ns;
Qbar \le (not D) after 5 ns;
end if:
end process output;
end architecture behavioral;
```

The Wait Statement


- A process can have multiple wait statements
- wait statements provide explicit control over suspension and resumption of processes
 - Representation of both synchronous and asynchronous events in a digital systems

Attributes

Data can be obtained about VHDL objects such as types, arrays and signals.

object' attribute

Example: consider the implementation of a signal



- What types of information about this signal are useful?
 - Occurrence of an event
 - Elapsed time since last event
 - Previous value, i.e., prior to the last event

Classes of Attributes

- Value attributes
 - returns a constant value
- Function attributes
 - invokes a function that returns a value
- Signal attributes
 - creates a new signal
- Type Attributes
 - Supports queries about the type of VHDL objects
- Range attributes
 - returns a range

Value Attributes

- Return a constant value
 - type statetype is (state0, state1, state2 state3);
 - state_type'left = state0
 - state_type'right = state3

Value attribute	Value
type_name'left	returns the left most value of type_name in its defined range
type_name'right	returns the right most value of type_name in its defined range
type_name'high	returns the highest value of type_name in its range
type_name'low	returns the lowest value of type_name in its range
array_name'length	returns the number of elements in the array array_name

Example

```
clk_process: process
begin
wait until (clk'event and clk = '1');
if reset = '1' then
state <= statetype'left;
else state <= next_state;
end if;
end process clk_process;</pre>
```

- The signal state is an enumerated type
 - type statetype is (state0, state1, state3, state4);
- signal state:statetype:= statetype'left;

Function Attributes

- Use of attributes invokes a function call which returns a value
 - if (Clk'event and Clk = '1')
- function call
- Examples: function signal attributes

Function attribute	Function
signal_name'event	Return a Boolean value signifying a change in value on this signal
signal_name'active	Return a Boolean value signifying an assignment made to this signal. This assignment may not be a new value.
signal_name'last_event	Return the time since the last event on this signal
signal_name'last_active	Return the time since the signal was last active
signal_name'last_value	Return the previous value of this signal

Function Attributes (cont.)

Function array attributes

Function attribute	Function
array_name'left	returns the left bound of the index range
array_name'right	returns the right bound of the index range
array_name'high	returns the upper bound of the index range
array_name'low	returns the lower bound of the index range

- type mem_array is array(0 to 7) of bit_vector(31 downto 0)
 - mem_array'left = 0
 - mem array'right = 7
 - mem_array'length = 8 (value kind attribute)

Range Attributes

•Returns the index range of a constrained array

```
for i in value_array'range loop
...
my_var := value_array(i);
...
end loop;
```

Makes it easy to write loops

Signal Attributes

• Creates a new "implicit" signal


Signal attribute	Implicit Signal
signal_name'delayed(T)	Signal delayed by T units of time
signal_name'transaction	Signal whose value toggles when signal_name is active
signal_name'quiet(T)	True when signal_name has been quiet for T units of time
signal_name'stable(T)	True when event has not occurred on signal_name for T units of time

• Internal signals are useful modeling tools

Signal Attributes: Example

architecture behavioral of attributes is begin

outdelayed <= data'delayed(5 ns); outtransaction <= data'transaction; end attributes; These are real (in simulation) signals and can be used elsewhere in the model



Example: Clock Process

```
clk_process: process is
begin
wait until (clk'event and clk = '1'); -- wait until the
rising edge
if reset = '1' then -- check for reset and initialize
state
state <= statetype'left;
else state <= next_state;
end if;
end process clk_process;
end behavioral;</pre>
```

 Use of asynchronous reset to initialize into a known state

Summary

- Processes
 - variables and sequential statements
 - if-then, if-then-else, case, while, for
 - concurrent processes
 - sensitivity list
- The Wait statement
 - wait until, wait for, wait on
- Attributes
- Modeling State machines

wait on ReceiveData'transaction
if ReceiveData'delayed = ReceiveData then