## **CPEG 422/622 Spring 2020**

## Homework 3

Due March <u>16<sup>th</sup></u> at midnight (through Canvas)
Put your name in the comment part of the code you submitted!

1. Please implement a 24-bit universal shift register with VHDL programming, the register should have clear, parallel load, shift right, shift left, and store function. The entity view is shown below:

- a) Clear is synchronous reset (clock rising edge sensitive)
- b) Control signals (also synchronized by clock rising edge) defined as:
  - 00 STORE (hold Serial\_out, Parallel\_out and register values)
  - 01 RIGHT (shift right, Serial\_in is loaded to the leftmost register, and rightmost bit is sent to Serial\_out)
  - 10 LEFT (shift left, Serial\_in is loaded to the rightmost register, and leftmost bit is sent to Serial\_out)
  - 11 PARALLEL (load "Parallel in" to the register in parallel.)

Please submit your design source file and testbench.

## Grading policy:

No syntax error – 10


Assignment of Q (states) is correctly implemented with case or if statements -5 Implementation is synchronous, inside a process, triggered by the rising edge of clock, and clock is in the sensitivity list -5

The four modes are correct – 5 pts each, total 20

Testbench correctly tests the four modes -10

2. An FSM that controls booth multiplication is shown below, please write a VHDL code to implement this FSM. Submit your source files and testbench.

```
entity booth control is
- Port ();
Port
     (
            in STD_LOGIC;
      clock
      reset:
              in STD_LOGIC;
            in STD_LOGIC;
      start
      count_up : in STD_LOGIC;
              : out STD_LOGIC;
      init
      loadA
              : out STD_LOGIC;
             out STD_LOGIC;
      shift
              out STD_LOGIC
     ):
end booth_control;
```



- a) reset is synchronous (clock rising edge sensitive)
- b) Initial state is S<sub>0</sub>, and FSM has four states in total.

S<sub>0</sub>: Idle, circuit is ready.

S<sub>1</sub>: Init, initialize components.

S<sub>2</sub>: LoadA, selectively load result from adder/subtractor to product register.

S<sub>3</sub>: Shift, shift product register and multiplier register one bit to the right.

c) State transitions caused by input (synchronized by clock rising edge) are:

 $S_0$ : if start=1,  $S_0 \rightarrow S_1$ ; otherwise remains in  $S_0$ .

 $S_1$ :  $S_1$  always moves to  $S_2$  regardless of the inputs.

S<sub>2</sub>: S<sub>2</sub> always moves to S<sub>3</sub> regardless of the inputs.

 $S_3$ : if count\_up=1,  $S_3 \rightarrow S_0$ ; otherwise if  $S_3 \rightarrow S_2$ .

d) Outputs at each state are:

S<sub>0</sub>: done=1; Init=0; LoadA=0; Shift=0; S<sub>1</sub>: done =0; Init=1; LoadA=0; Shift=0; S<sub>2</sub>: done =0; Init=0; LoadA=1; Shift=0; S<sub>3</sub>: done =0; Init=0; LoadA=0; Shift=1;

## Grading policy:

No syntax error -10

Reset is synchronous – 5

Implementation is synchronous, inside a process, triggered by the rising edge of clock, and clock is in the sensitivity list -5

Assignment of Q (next state logic) is correctly implemented with case or if statements -10 Output logic are correctly implemented with case or if statements -10 Testbench correctly tests FSM functions -10