

# CISC260 Machine Organization and Assembly Language

## ARM and Its ISA

Credits: Some of the slides are adopted/adapted from the Harris&Harris

[quiz] For any logic device, its output is solely determined by the input. Correct or not?

- A. Yes
- B. No
- C. Depends
- D. Don't know

## ARM (32bit, single cycle computer)

- Data path
- Parse/Decoder
- Control/Mux




Figure 7.13 Complete single-cycle processor

Lidu, CISC200

## ARM (32bit, multiple cycle pipelined computer)

Stages:

- Instruction Fetch
- Instruction Decode
- Execution
- Memory
- Write Back




Figure 7.30 Complete multicycle processor

# A Programmer's Perspective


## Assembly code

```
MOV R1, #100
MOV R2, #69
CMP R1, R2
STRHS R3, [R1, #0x24]
```


## Machine code

```
0xE3A01064
0xE3A02045
0xE1510002
0x25813024
```

Figure 6.28 Stored program



## Memory



Load/Store

## CPU





Figure 6.30 Example ARM memory map

**Table 6.1 ARM register set**

Name	Use
R0	Argument / return value / temporary variable
R1–R3	Argument / temporary variables
R4–R11	Saved variables
R12	Temporary variable
R13 (SP)	Stack Pointer
R14 (LR)	Link Register
R15 (PC)	Program Counter



# Features of ARM Instruction Set

## Common to RISC:

- Load-Store architecture
- All instructions are the same length (32-bit)
- 3-address instruction

## Unique to ARM

- Conditional execution of every instruction
- Possible to load/store multiple registers at once
- Possible to combine shift and ALU operations in a single instruction

# Basic ARM Instructions

## Data processing:

ADD     r1, r2, r3  
SUB     r1, r2, r3  
AND     r1, r2, r3  
ORR     r1, r2, r3  
MVN     r1, r2  
LSL     r1, r2, #10  
LSR     r1, r2, #10

## Meaning

$r1 \leftarrow r2 + r3$   
 $r1 \leftarrow r2 - r3$   
 $r1 \leftarrow r2 \& r3$   
 $r1 \leftarrow r2 | r3$   
 $r1 \leftarrow \sim r2$   
 $r1 \leftarrow r2 \ll 10$   
 $r1 \leftarrow r2 \gg 10$

## Data Transfer (Memory):

LDR     r1, [r2, #20]  
STR     r1, [r2, #20]  
SWAP    r1, [r2, #20]  
MOV     r1, r2

$r1 \leftarrow \text{Memory}[r2 + 20]$   
 $\text{Memory}[r2 + 20] \leftarrow r1$   
 $r1 \leftrightarrow \text{Memory}[r2 + 20]$   
 $r1 \leftarrow r2$


## Branching:

CMP     r1, r2  
B        label  
BL       label

Condition flag NZCV is set per the outcome of r1-r2  
 $\text{PC} \leftarrow \text{Address of label}$   
 $\text{PC} \leftarrow \text{Address of label}, r14 \leftarrow \text{PC} + 4$



# Instruction Formats



These formats allow variations to the basic instructions:

- **operand types, e.g., ADD r1, r2, #4**
- **condition suffix, e.g., BEQ, ADDEQ, ADDS**

## Variation on the operands for data processing instructions

ADD r0, r1, r2

ADD r0, r1, #4

ADD r0, r1, r2, LSL #2


ADD r0, r1, r2, LSL r3

; r0 = r1 + 4

; r0 = r1 + (r2 << 2)


; r0 = r1 + r2 x 2<sup>r3</sup>

$r2 \times 2^2$   
 $r2 \ll r3$




Shift Type	sh
LSL	00 <sub>2</sub>
LSR	01 <sub>2</sub>
ASR	10 <sub>2</sub>
ROR	11 <sub>2</sub>

ASR Arithmetic



ROR



## Immediate value from Src2

- Src2 has 12 bits and can encode unsigned integers 0 – 4095
- But ARM uses a different encoding

32-bit immediate value = imm8 ROR (rot x 2)

imm8: 0 – 255

rot x 2: 2, 4, 6, ..., 30

Available immediate values:

0 – 255,

256, 260, 264, ..., 1020 (ror 30)

...

Note: As programmer, you put in an immediate value and the assembler will let you know if that value can be encoded.

# Format for data transfer instructions


- **funct:**

- **I:** Immediate bar
- **P:** Preindex
- **U:** Add
- **B:** Byte
- **W:** Writeback
- **L:** Load

Value	<i>I</i>	<i>U</i>
0	<b>Immediate</b> offset in <i>Src2</i>	<b>Subtract</b> offset from base
1	<b>Register</b> offset in <i>Src2</i>	<b>Add</b> offset to base

<i>L</i>	<i>B</i>	Instruction
0	0	STR
0	1	STRB
1	0	LDR
1	1	LDRB

<i>P</i>	<i>W</i>	Indexing Mode
0	1	Not supported
0	0	Postindex
1	0	Offset
1	1	Preindex




## Variation on the operands for data transferring instructions

while (i)

A[i++]

< LDR r0, [r1]	; r0 = M[r1]
LDR r0, [r1, #4]	; r0 = M[r1 + 4]
LDR r0, [r1, r2]	; r0 = M[r1 + r2]
<u>LDR r0, [r1, r2, LSL #2]</u>	; r0 = M[r1 + (r2 << 2)]
LDR r0, [r1, #4]!	; r0 = M[r1 + 4], r1 = r1 + 4
LDR r0, [r1], #4	; r0 = M[r1], r1 = r1 + 4
LDR r0, [r1, r2]!	; r0 = M[r1 + r2], r1 = r1 + r2
LDR r0, [r1], r2	; r0 = M[r1], r1 = r1 + r2

LDR, LDRH, LDRB




`STR r0, [r1, r2, LSL #2]`      @ address =  $r1 + 4 \times r2$   
 @ if r2 has value 3, this has the same effect of `STR r0, [r1, #12]`.

`STR r0, [r1, #12]!`      @ pre-indexing


`STR r0 [r1], #12`      @ post-indexing

# Pre-indexing






# Post-indexing



# Instruction Formats




CMP

These formats allow variations to the basic instructions:


- operand types, e.g., ADD r1, r2, #4
- **condition suffix, e.g., BEQ, ADDEQ, ADDS.**

<i>cond</i>	Mnemonic	Name	CondEx
0000	EQ	Equal	$Z$
0001	NE	Not equal	$\bar{Z}$
0010	CS / HS	Carry set / Unsigned higher or same	$C$
0011	CC / LO	Carry clear / Unsigned lower	$\bar{C}$
0100	MI	Minus / Negative	$N$
0101	PL	Plus / Positive of zero	$\bar{N}$
0110	VS	Overflow / Overflow set	$V$
0111	VC	No overflow / Overflow clear	$\bar{V}$
1000	HI	Unsigned higher	$\bar{Z}C$
1001	LS	Unsigned lower or same	$Z OR \bar{C}$
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(\bar{N \oplus V})$
1101	LE	Signed less than or equal	$Z OR (N \oplus V)$
1110	AL (or none)	Always / unconditional	ignored



## Condition flags

- can be set by an instruction, e.g., CMP, ADDS
- can be used to conditionally execute an instruction, e.g., BEQ, ADDEQ



# Setting the Condition Flags: *NZCV*

- **Method 1:** Compare instruction: `CMP`

**Example:** `CMP R5, R6`

- Performs: `R5-R6`
- Sets flags: If result is 0 (`Z=1`), negative (`N=1`), etc.
- Does not save result

- **Method 2:** Append instruction mnemonic with **S**

**Example:** `ADDS R1, R2, R3`

- Performs: `R2 + R3`
- Sets flags: If result is 0 (`Z=1`), negative (`N=1`), etc.
- Saves result in `R1`

- Instruction may be *conditionally executed* based on the condition flags
- Condition of execution is encoded as a *condition mnemonic* appended to the instruction mnemonic

**Example:**   CMP     R1, R2  
              SUB**NE** R3, R5, R8

- **NE:** condition mnemonic
- SUB will only execute if  $R1 \neq R2$   
(i.e.,  $Z = 0$ )

## Example:

```
CMP    R5, R9           ; performs R5-R9  
                      ; sets condition flags  
BEQ  
SUBEQ R1, R2, R3       ; executes if R5==R9 (Z=1)  
ORRMI R4, R0, R9        ; executes if R5-R9 is  
                      ; negative (N=1)
```

**Suppose R5 = 17, R9 = 23:**

CMP performs:  $17 - 23 = -6$  (Sets flags:  $N=1, Z=0, C=0, V=0$ )

SUBEQ **doesn't execute** (they aren't equal:  $Z=0$ )

ORRMI **executes** because the result was negative ( $N=1$ )

# Signed versus unsigned comparison

Suppose

r0 = 1111 1111 1111 1111 1111 1111 1111 1111<sub>two</sub>  
r1 = 0000 0000 0000 0000 0000 0000 0000 0001<sub>two</sub>

If the following instructions are executed

**0x0000 1000:   CMP    r0, r1**

**0x0000 1004:   BLO    L1**

**0x0000 1008:   BLT    L2**

*r0 - r1*

Where will be the PC at?

**A: L1**

**B: L2**

**C: 0x0000 100C**

**D: 0x0000 1010**

Value	Meaning	Value	Meaning
0	EQ (Equal)	8	HI (unsigned Higher)
1	NE (Not Equal)	9	LS (unsigned Lower or Same)
2	HS (unsigned Higher or Same)	10	GE (signed Greater than or Equal)
3	LO (unsigned Lower)	11	LT (signed Less Than)
4	MI (Minus, <0)	12	GT (signed Greater Than)
5	PL - (PLus, >=0)	13	LE (signed Less Than or Equal)
6	VS (oVerflow Set, overflow)	14	AL (Always)
7	VC (oVerflow Clear, no overflow)	15	NV (reserved)



r0 = 1111 1111 1111 1111 1111 1111 1111 1111  
r1 = 0000 0000 0000 0000 0000 0000 0000 0001

So, the result of  $r0 - r1$  is computed as  $r0 + (-r1) = r0 + (\sim r1 + 1)$

```

  1111 1111 1111 1111 1111 1111 1111 1111   (r0)
+) 1111 1111 1111 1111 1111 1111 1111 1111   (~r1 + 1)
-----
 1111 1111 1111 1111 1111 1111 1111 1110
  - - -
```

Based on this result,

N = 1 (the result is negative, treated as two's complement)

Z = 0 (the result is not zero)

C = 1 (there is carry out of the left-most bit)


V = 0 (there is no overflow)

Therefore, the instruction "BLO" is not taken because of suffix "LO" indicates unsigned lower, which is only taken when the carry bit is clear. – because if r0 is unsigned lower than r1,  $r0 - r1$  will never have a carry.

Instead instruction "BLT" is taken when  $N \neq V$ , which is the case as shown above.

## B.3 BRANCH INSTRUCTIONS

Figure B.4 shows the encoding for branch instructions (B and BL) and Table B.4 describes their operation.



**Figure B.4** Branch instruction encoding

**Table B.4** Branch instructions

L	Name	Description	Operation
0	B label	Branch	$PC \leftarrow (PC+8) + imm24 \ll 2$
1	BL label	Branch with Link	$LR \leftarrow (PC+8) - 4; PC \leftarrow (PC+8) + imm24 \ll 2$

**PC-relative addressing: Imm24 = # of words that the branch label is away from PC+8**

## ARM (32bit, multiple cycle pipelined computer)

Stages:

- Instruction Fetch
- Instruction Decode
- **Execution**
- Memory
- Write Back




Figure 7.30 Complete multicycle processor

LIAO, CISC26U

## ARM assembly code


```

0xA0      BLT THERE      ← PC
0xA4      ADD R0, R1, R2
0xA8      SUB R0, R0, R9     ← PC+8
0xAC      ADD SP, SP, #8
0xB0      MOV PC, LR
0xB4  THERE  SUB R0, R0, #1   ← BTA
0xB8      BL  TEST
    
```


- PC = 0xA0
- PC + 8 = 0xA8
- THERE label is 3 instructions past PC+8
- So, *imm24* = 3

### Field Values

BTA = (PC + 8) + signext(imm24 << 2)



**0xBA000003**



## ARM assembly code

```

0x8040 TEST  LDRB R5, [R0, R3] ← BTA = (PC + 8) + signext(imm24 << 2)
0x8044      STRB R5, [R1, R3]
0x8048      ADD  R3, R3, #1
0x8044      MOV  PC, LR
0x8050      BL   TEST ← PC
0x8054      LDR  R3, [R1], #4
0x8058      SUB  R4, R3, #9 ← PC+8
  
```

- PC = 0x8050
- PC + 8 = 0x8058
- TEST label is 6 instructions before PC+8
- So, *imm24* = -6

### Field Values

31:28	27:26	25:24	23:0
1110 <sub>2</sub>	10 <sub>2</sub>	11 <sub>2</sub>	-6
cond	op	funct	imm24
1110	10	11	1111 1111 1111 1111 1111 1010

**0xEBFFFFFFFA**

Maximum  
2<sup>23</sup>  
instructions  
backwards

Maximum  
2<sup>23</sup> - 1  
instructions  
forwards

**Table 6.12 ARM operand addressing modes**

Operand Addressing Mode	Example	Description
<b>Register</b>		
Register-only	ADD R3, R2, R1	$R3 \leftarrow R2 + R1$
Immediate-shifted register	SUB R4, R5, R9, LSR #2	$R4 \leftarrow R5 - (R9 \gg 2)$
Register-shifted register	ORR R0, R10, R2, ROR R7	$R0 \leftarrow R10 \mid (R2 \text{ ROR } R7)$
<b>Immediate</b>	SUB R3, R2, #25	$R3 \leftarrow R2 - 25$
<b>Base</b>		
Immediate offset	STR R6, [R11, #77]	$\text{mem}[R11+77] \leftarrow R6$
Register offset	LDR R12, [R1, -R5]	$R12 \leftarrow \text{mem}[R1 - R5]$
Immediate-shifted register offset	LDR R8, [R9, R2, LSL #2]	$R8 \leftarrow \text{mem}[R9 + (R2 \ll 2)]$
<b>PC-Relative</b>	B LABEL1	<b>Branch to LABEL1</b>

$PC \leftarrow PC+8 +(\text{offset})$

Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary	Hexadecimal	Binary
0 <sub>hex</sub>	0000 <sub>two</sub>	4 <sub>hex</sub>	0100 <sub>two</sub>	8 <sub>hex</sub>	1000 <sub>two</sub>	c <sub>hex</sub>	1100 <sub>two</sub>
1 <sub>hex</sub>	0001 <sub>two</sub>	5 <sub>hex</sub>	0101 <sub>two</sub>	9 <sub>hex</sub>	1001 <sub>two</sub>	d <sub>hex</sub>	1101 <sub>two</sub>
2 <sub>hex</sub>	0010 <sub>two</sub>	6 <sub>hex</sub>	0110 <sub>two</sub>	a <sub>hex</sub>	1010 <sub>two</sub>	e <sub>hex</sub>	1110 <sub>two</sub>
3 <sub>hex</sub>	0011 <sub>two</sub>	7 <sub>hex</sub>	0111 <sub>two</sub>	b <sub>hex</sub>	1011 <sub>two</sub>	f <sub>hex</sub>	1111 <sub>two</sub>


### Binary-to-Hexadecimal and Back

Convert the following hexadecimal and binary numbers into the other base:


eca8 6420<sub>hex</sub>

0001 0011 0101 0111 1001 1011 1101 1111<sub>two</sub>

Just a table lookup one way:



And then the other direction too:



E0813002 : add r3, r1, r2

1110 0000 0000 0001 0011 0000 0000 0010  
 Cond FI opcode S Rn Rd

C0813002 : addgt r3, r1, r2

1100  
 E2813002 : add r3, r1, #2

1110 0010 0000 0001 0011 0000 0000 0010  
 I S Rn R

EFFFFFFB : b -12

1110 1010 1111 1111 1111 1111 1111 1011  
 24-bit

a. Sign-ext 30      10100 = 20  
 11111111 11111111 11111111 101100 = -20

+ oldPC + 8

PC = oldPC - 12