


Lecture 12: **Datapath Functional Units**



Comparators

 \Box 0's detector: A = 00...000


☐ 1's detector: A = 11...111

☐ Equality comparator: A = B

☐ Magnitude comparator: A < B


14: Datapath Functional Units

CMOS VLSI Design 4th Ed.



Equality Comparator

- ☐ Check if each bit is equal (XNOR, aka equality gate)
- 1's detect on bitwise equality




14: Datapath Functional Units

CMOS VLSI Design 4th Ed.




XNOR Gate


Symbols




Truth Table



Timing Diagram



Logic Expression:
 Out = Ā B+AB; Ā⊕B



8421 A=1101 = 8 +4+1=18 B=1111 = 8+4+2+1=18 A=000 +B=1111

Shifters

- ☐ Logical Shift:
 - Shifts number left or right and fills with 0's

• 1011 LSR 1 = 0101 1011 LSL1 = 0110

- ☐ Arithmetic Shift:
 - Shifts number left or right. Rt shift sign extends

• 1011 ASR1 = 1101 10110ASL1 = 0110

- □ Rotate: 0 111 ASR1 = 0011
 - Shifts number left or right and fills with lost bits

• 1011 ROR1 = 1101 1011 ROL1 = 0111

14: Datapath Functional Units

CMOS VLSI Design 4th Ed.

7


ROLI (Sel) = 7 1110 = 611

Barrel Shifter

- ☐ Barrel shifters perform right rotations using wraparound wires.
- \Box Left rotations are right rotations by N k = \overline{k} + 1 bits.
- ☐ Shifts are rotations with the end bits masked off.


14: Datapath Functional Units

CMOS VLSI Design 4th Ed.



32-bit Logarithmic Barrel

- ☐ Datapath never wider than 32 bits
- ☐ First stage preshifts by 1 to handle left shifts




14: Datapath Functional Units

CMOS VLSI Design 4th Ed.

Multi-input Adders

- ☐ Suppose we want to add k N-bit words
 - Ex: 0001 + 0111 + 1101 + 0010 = 10111
- ☐ Straightforward solution: k-1 N-input CPAs
 - Large and slow




000

= 4445-

14: Datapath Functional Units

CMOS VLSI Design 4th Ed.



Carry Save Addition

- ☐ A full adder sums 3 inputs and produces 2 outputs
 - Carry output has twice weight of sum output
- ☐ N full adders in parallel are called *carry save adder*
 - Produce N sums and N carry outs

X₄ Y₄ Z₄ X₃ Y₃ Z₃ X₂ Y₂ Z₂ X₁ Y₁ Z₁

C₄ S₄ C₃ S₃ C₂ S₂ C₁ S₁

X_{N...1} Y_{N...1} Z_{N...1}

n-bit CSA

100) 01105 1001c

14: Datapath Functional Units

CMOS VLSI Design 4th Ed.

CSA Application Use k-2 stages of CSAs - Keep result in carry-save redundant form □ Final CPA computes actual result | October | Compute | Co

CMOS VLSI Design 4th Ed.

13

14: Datapath Functional Units

Multiplication

■ Example:

 $\begin{array}{c} 1100 : 12_{10} \\ \underline{0101} : 5_{10} \\ \hline 1100 \\ 00000 \\ 110000 \\ \hline 0000000 \end{array}$

 $00111100 : 60_{10}$ product

☐ M x N-bit multiplication

- Produce N M-bit partial products

Sum these to produce M+N-bit product

14: Datapath Functional Units

CMOS VLSI Design 4th Ed.

14

multiplicand

multiplier

products

partial

General Form

☐ Multiplicand:
$$Y = (y_{M-1}, y_{M-2}, ..., y_1, y_0)$$

☐ Multiplier:
$$X = (x_{N-1}, x_{N-2}, ..., x_1, x_0)$$

 $x_{3}y_{5}$ $x_{2}y_{4}$ $x_{2}y_{3}$ $x_{2}y_{2}$ $x_{2}y_{1}$ $x_{3}y_{5}$ $x_{3}y_{4}$ $x_{3}y_{3}$ $x_{3}y_{2}$ $x_{3}y_{1}$ $x_{3}y_{0}$

 x_4y_5 x_4y_4 x_4y_3 x_4y_2 x_4y_1 x_4y_0


multiplicand multiplier


partial products

product

14: Datapath Functional Units


CMOS VLSI Design 4th Ed.





Rectangular Array

☐ Squash array to fit rectangular floorplan



14: Datapath Functional Units

CMOS VLSI Design 4th Ed.

Advanced Multiplication

- Booth Encoding
- Signed vs. unsigned inputs
- ☐ Higher radix Booth encoding
- ☐ Array vs. tree CSA networks

14: Datapath Functional Units

CMOS VLSI Design 4th Ed.