


Unit 2 – Computer System Structures

Prof. Dr. Alejandro Zunino
ISISTAN-CONICET



# Unit 2: Computer-System Structures

- Computer System Operation
- I/O Structure
- Storage Structure
- Storage Hierarchy
- Hardware Protection
- General System Architecture







### **Computer-System Operation**


- I/O devices and the CPU can execute concurrently.
- Each device controller is in charge of a particular device type.
- Each device controller has a local buffer.
- CPU moves data from/to main memory to/from local buffers
- I/O is from the device to local buffer of controller.
- Device controller informs CPU that it has finished its operation by causing an *interrupt*.

# Interrupts

- An interruption of the normal sequence of execution
- Most I/O devices are slower than the processor
  - Processor must pause to wait for device
  - Improves processing efficiency
- Allows the processor to execute other instructions while an I/O is in progress
- A suspension of a process caused by an event external to that process and performed in such a way that the process can be resumed









#### Common Functions of Interrupts

- Interrupt transfers control to the interrupt service routine generally, through the interrupt vector, which contains the addresses of all the service routines.
- Interrupt architecture must save the address of the interrupted instruction.
- Incoming interrupts are disabled while another interrupt is being processed to prevent a lost interrupt.
- A trap is a software-generated interrupt caused either by an error or a user request.
- An operating system is *interrupt* driven.




#### Common Functions of Interrupts

- Interrupt transfers control to the interrupt service routine generally, through the interrupt vector, which contains the addresses of all the service routines.
- Interrupt architecture must save the address of the interrupted instruction.
- Incoming interrupts are disabled while another interrupt is being processed to prevent a lost interrupt.
- A trap is a software-generated interrupt caused either by an error or a user request.
- An operating system is *interrupt* driven.



#### **Interruptions**

 Interrupts interrupt the normal sequence of execution





#### Classes of Interrupts

- Program
  - · arithmetic overflow
  - division by zero
  - execute illegal instruction
  - reference outside user's memory space
- Timer
- I/O
- Hardware failure




#### **Interrupt Handler**

- A program that determines nature of the interrupt and performs whatever actions are needed
- Control is transferred to this program
- Generally part of the operating system



#### **Interrupt Handling**


- The operating system preserves the state of the CPU by storing registers and the program counter.
- Determines which type of interrupt has occurred:
  - polling
  - vectored interrupt system
- Separate segments of code determine what action should be taken for each type of interrupt





#### I/O Structure


- Sync: After I/O starts, control returns to user program only upon I/O completion.
  - Wait instruction idles the CPU until the next interrupt
  - Wait loop (contention for memory access).
  - At most one I/O request is outstanding at a time, no simultaneous I/O processing.
- Async: After I/O starts, control returns to user program without waiting for I/O completion.
  - System call request to the operating system to allow user to wait for I/O completion.
  - Device-status table contains entry for each I/O device indicating its type, address, and state.
  - Operating system indexes into I/O device table to determine device status and to modify table entry to include interrupt.





# Programmed I/O


- I/O module performs the action, not the processor
- Sets appropriate bits in the I/O status register
- No interrupts occur
- Processor checks status until operation is complete





#### Interrupt-Driven I/O


- Processor is interrupted when I/O module ready to exchange data
- Processor is free to do other work
- No needless waiting
- Consumes a lot of processor time because every word read or written passes through the processor



#### **Direct Memory Access**

- Transfers a block of data directly to or from memory
- An interrupt is sent when the task is complete
- The processor is only involved at the beginning and end of the transfer








#### Storage Structure


- Main memory only large storage media that the CPU can access directly.
- Secondary storage extension of main memory that provides large nonvolatile storage capacity.
- Magnetic disks rigid metal or glass platters covered with magnetic recording material
  - Disk surface is logically divided into tracks, which are subdivided into sectors.
  - The disk controller determines the logical interaction between the device and the computer.





### Storage Hierarchy


- Storage systems organized in hierarchy.
  - Speed
  - Cost
  - Volatility
- Caching copying information into faster storage system; main memory can be viewed as a last cache for secondary storage.






#### Caching

- Use of high-speed memory to hold recentlyaccessed data.
- Requires a cache management policy.
- Caching introduces another level in storage hierarchy. This requires data that is simultaneously stored in more than one level to be *consistent*.







#### **Hardware Protection**

- Dual-Mode Operation
- I/O Protection
- Memory Protection
- CPU Protection




### **Dual-Mode Operation**

- Sharing system resources requires operating system to ensure that an incorrect program cannot cause other programs to execute incorrectly.
- Provide hardware support to differentiate between at least two modes of operations.
  - 1. *User mode* execution done on behalf of a user.
  - 2. *Monitor mode* (also *kernel mode* or *system mode*) execution done on behalf of operating system.



#### Dual-Mode Operation (cont.)

- Mode bit added to computer hardware to indicate the current mode: monitor (0) or user (1).
- When an interrupt or fault occurs hardware switches to monitor mode.




Privileged instructions can be issued only in monitor mode.



#### I/O Protection


- All I/O instructions are privileged instructions.
- Must ensure that a user program could never gain control of the computer in monitor mode (I.e., a user program that, as part of its execution, stores a new address in the interrupt vector).






## **Memory Protection**

- Must provide memory protection at least for the interrupt vector and the interrupt service routines.
- In order to have memory protection, add two registers that determine the range of legal addresses a program may access:
  - **Base register** holds the smallest legal physical memory address.
  - Limit register contains the size of the range
- Memory outside the defined range is protected.







#### **Hardware Protection**

- When executing in monitor mode, the operating system has unrestricted access to both monitor and user's memory.
- The load instructions for the *base* and *limit* registers are privileged instructions.



#### **CPU Protection**

- Timer interrupts computer after specified period to ensure operating system maintains control.
  - Timer is decremented every clock tick.
  - When timer reaches the value 0, an interrupt occurs.
- Timer commonly used to implement time sharing.
- Time also used to compute the current time.
- Load-timer is a privileged instruction.



#### **Network Structure**

- Local Area Networks (LAN)
- Wide Area Networks (WAN)

