
## General System Architecture

Both myip\_v1\_0.vhd and matrix\_multiply\_vhd are mealy FSMs.

Figure 2 and 3 shows "Moore-like" architecture. However, some values within each state depends on external values input values which makes it "Mealy".

Summarised Explanation of System Architecture:

Our code utilises both sequential and



Our code utilises both sequential and combinational circuit, for a more detailed and elaborated look, please refer to the codes, comments are available for easier understanding.

Myip states: Idle, Read\_Inputs, Compute, Write\_Outputs, Write\_Buffer [Figure 2. Depicts the FSM flow when planning the processes] Idle:

• Registers are initialised as 0, when S\_AXIS\_TVALID = '1' state goes to Read\_Inputs

## Read\_Inputs:

- myip reads data from the input memory file via S\_AXIS\_TDATA
- These data is then written in A and B rams for matrix A and B respectively when A/B write\_en is asserted in order when writing to their respective rams, a read\_counter is utilised for tracking and allocation of memory. Once read\_counter indicated that all elements of matrix A and B have been read and written into their respective rams, the states goes to compute

### Compute:

• Start = '1' is asserted matrix\_multiply coprocessor will then be utilised, one matrix\_multiply has completed its processes, Done = 1' is asserted and state goes to Write\_Output

### Write\_Outputs and Write\_Buffer:

- Write\_flag is utilised to toggle between Write\_outputs and Write\_buffer as 3 cycles is needed when delivering the outputs to result memory
- Address is first updated for RES\_read\_address, M\_AXIS\_TDATA will then be updated with values from RES\_read\_data\_out
- Once the data is ready to be presented to result memory, M\_AXIS\_TVALID is then asserted to 1' and thus updating the result memory.
- write\_counter is used to for address and progress tracking. Once write\_counter tracks that all data has been present to the result memory, M\_AXIS\_TLAST is asserted to '1' and state goes back to Idle for reset.

# Matrix\_multiply state: Idle, Buff, Add, Reset [Figure 3. Depicts the FSM flow when planning the processes] Idle:

Registers initialised as 0, state goes to Buff

## Buff:

Buff here acts as a buffer for registers to be updated during the Counter increment and Product + Sum processes, state goes to Add

## Add:

- Here (product) P is product of the desired value from matrix A and B, and it is Summed based on Sum <= Sum + P. Note: ever other state P is 0 and Sum = Sum
- Address counters for A and B are utilised to keep track and of the data being used and progress
- Once B\_address\_counters reaches the last address in B ram, state goes to reset

## Reset:

- Here Sum resets to 0, RES\_address\_counter tracks whether all the Summed values for the output has been allocated to the desired address
- Once all the data has been sent to RES and the state goes back to Idle, else if not completed the cycle resets with B\_address\_counter being and state goes to Buff




Figure 2: my\_ip FSM




Table 1i: Combinational Logic at my\_ip




Figure 3: matrix\_multiply FSM




Table 2i: Combinational Logic at matrix\_multiply

#### Non Combinational Logic / Signals within clock Start write\_flag Done A\_write\_data\_in read\_counter B\_write\_data\_in write\_counter A\_write\_address S\_AXIS\_TREADY

| Non Combinational Logic / Signals within clock |                   |   |                     |  |  |  |  |  |  |  |  |
|--|-------------------|---|---------------------|--|--|--|--|--|--|--|--|
| •  | A_address_counter | • | RES_address_counter |  |  |  |  |  |  |  |  |
| •  | B_address_counter | • | sum                 |  |  |  |  |  |  |  |  |
|  |                   |   |                     |  |  |  |  |  |  |  |  |

Table 2ii: Combinational Logic at matrix\_multiply

| Table 1ii: Non-Co  | mbinat   | ional Lo                                  | ogic at my_ip  | ו               |         |   |   |       |         |           |      |
|--|--|---|--|-----------------|---------|---|---|-------|---------|-----------|------|
|  |  |   |  | R               | esource | Usage                                       |   |       |         |           |      |
| Site Type    Slice LUTs*   LUT as Logic   LUT as Memory   LUT as Distributed RAM   LUT as Shift Register   Slice Registers   Register as Flip Flop   Register as Latch   F7 Muxes   F8 Muxes | Used   166   142   24   24   0   117   117   0   0 | Fixed   0   0   0   0   0   0   0   0   0 | Available     53200     53200     17400     106400     106400     106400     26600     13300 |                 |         | LUT :<br>  LUT :<br>  Slice Re;<br>  Regist | Ts* Logic Memory as Distributed RAM as Shift Register gisters er as Flip Flop er as Latch |       |         | Available |      |
| Figure 4: B  | efore o  | ptimisi                                   | +<br>ng  | +               |         |   | Figure 5:   | After | ptimisi | ng        |      |
| re 4: Most of our values are   | within   | the clo                                   | ck process   | → not very effi | icient  |   |   |       |         |           | <br> |

Figure 5: We switch all the values we can to combinational to save as many registers as we can → gained 2 LUTs in exchange for a reduction of 38 registers.

Our "Combinational logic" is mostly behavioural and without clock → we declare the values out at every state



Figure 7: Post Synthesis Simulation (matrix\_multiply)

## Simulation @ myip:

- Idle: 1 clock cycle (cc), 100ns
- Read\_Input: 13 cc, 1300ns
- Compute: 21 cc, 2100ns
- Write\_Output+Write\_Buffer: 8 cc, 800ns
  Total: 43 cycles, 4325ns (as per simulation result)