







License CC BY-NC-ND 4.0
(C) CircuitValley.com

Title DDR3		
Size: A3	Number: 2	Revision: *
Date: 21-Aug-16	Time: 6:26:15 PM	Sheet 2 of 10
Project: CHC5 Camera IVO D91B	Soc: DDR3Sch3oc	





**CircuitValley**
Embedded Engineering
www.CircuitValley.com



License: CC BY-NC-ND 4.0
(C) CircuitValley.com

Title: GPIF		
Size: A3	Number: 3	Revision: 1V0
Date: 21-Aug-20	Time: 6:26:15 PM	Sheet 3 of 10
Project: CHC5_Camera_1V0_DrB		File: FPGA_GPIF_SchDoc






License: CC BY-NC-ND 4.0
(C) CircuitValley.com


Title: Config		
Size: A3	Number: 4	Revision: 1V0
Date: 21-Aug-26	Time: 6:26:15 PM	Sheet: 4 of 10
Project: CHC5_Camera_IV0DpRb FPGA_ConfigSchDoc		

CircuitValley
Embedded Engineering
www.CircuitValley.com





CircuitValley
Embedded Engineering
www.CircuitValley.com



License: CC BY-NC-ND 4.0
(C) CircuitValley.com

Title: Ethernet		
Size: A3	Number: 8	Revision: 1V0
Date: 21-Aug-20	Time: 6:26:16 PM	Sheet: 8 of 10
Project: CHC5_Camera_1V0_DpRb	PS: Ethernet_SchDoc	





U9C

BANK 35

IO_0_35
IO_L1P_T0_AD0P_35
IO_L1N_T0_AD0N_35
IO_L2P_T0_AD8P_35
IO_L2N_T0_AD8N_35
IO_L3P_T0_DQS_AD1P_35
IO_L3N_T0_DQS_AD1N_35
IO_L4P_T0_35
IO_L4N_T0_35
IO_L5P_T0_AD9P_35
IO_L5N_T0_AD9N_35
IO_L6P_T0_35
IO_L6N_T0_VREF_35
IO_L7P_T1_AD2P_35
IO_L7N_T1_AD2N_35
IO_L8P_T1_AD10P_35
IO_L8N_T1_AD10N_35
IO_L9P_T1_DQS_AD3P_35
IO_L9N_T1_DQS_AD3N_35
IO_L10P_T1_AD11P_35
IO_L10N_T1_AD11N_35
IO_L11P_T1_SRCC_35
IO_L11N_T1_SRCC_35
IO_L12P_T1_MRCC_35
IO_L12N_T1_MRCC_35
IO_L13P_T2_MRCC_35
IO_L13N_T2_MRCC_35
IO_L14P_T2_AD4P_SRCC_35
IO_L14N_T2_AD4N_SRCC_35
IO_L15P_T2_DQS_AD12P_35
IO_L15N_T2_DQS_AD12N_35
IO_L16P_T2_35
IO_L16N_T2_35
IO_L17P_T2_AD5P_35
IO_L17N_T2_AD5N_35
IO_L18P_T2_AD13P_35
IO_L18N_T2_AD13N_35
IO_L19P_T3_35
IO_L19N_T3_VREF_35
IO_L20P_T3_AD6P_35
IO_L20N_T3_AD6N_35
IO_L21P_T3_DQS_AD14P_35
IO_L21N_T3_DQS_AD14N_35
IO_L22P_T3_AD7P_35
IO_L22N_T3_AD7N_35
IO_L23P_T3_35
IO_L23N_T3_35
IO_L24P_T3_AD15P_35
IO_L24N_T3_AD15N_35
IO_29_35

XC7Z020-2CLG400I

MIP10_CLK_LP.P R34 MIP10_CLK.P

MIP10_CLK_LP.N R35 MIP10_CLK.N

MIP10_D0_LP.P R36 MIP10_D0.P

MIP10_D0_LP.N R37 MIP10_D0.N

MIP10_D1_LP.P R33 MIP10_D1.P

MIP10_D1_LP.N R32 MIP10_D1.N

MIP10_D2_LP.P R94 MIP10_D2.P

MIP10_D2_LP.N R95 MIP10_D2.N

MIP10_D3_LP.P R96 MIP10_D3.P

MIP10_D3_LP.N R99 MIP10_D3.N

MIP11_CLK_LP.P R40 MIP11_CLK.P

MIP11_CLK_LP.N R41 MIP11_CLK.N

MIP11_D0_LP.P R38 MIP11_D0.P

MIP11_D0_LP.N R39 MIP11_D0.N

MIP11_D1_LP.P R42 MIP11_D1.P


MIP11_D1_LP.N R44 MIP11_D1.N

MIP11_D2_LP.P R78 MIP11_D2.P

MIP11_D2_LP.N R89 MIP11_D2.N

MIP11_D3_LP.P R90 MIP11_D3.P

MIP11_D3_LP.N R93 MIP11_D3.N



License: CC BY-NC-ND 4.0
(C) CircuitValley.com

Title: FPGA MIPI Standard		
Size: A3	Number: 10	Revision: 1V0
Date: 21-Aug-26	Time: 6:26:16 PM	Sheet 10 of 10
Project: CHC5_Camera_IV03pRb		FPGA_MIPI_SchDoc

