






License CC BY-NC-ND 4.0
(C) CircuitValley.com

Title Power Regulators		
Size: A3	Number: 1	Revision: *
Date: 21-Aug-26	Time: 6:32:57 PM	Sheet 1 of 10
Project: CHC5_Camera_1V0_PjPb CHC5_Regs_SchDoc		

CircuitValley
Embedded Engineering
www.CircuitValley.com





















License CC BY-NC-ND 4.0
(C) CircuitValley.com

Title GPIF			
Size: A3	Number: 3	Revision: 1V0	
Date: 21-Aug-26	Time: 6:32:57 PM	Sheet 3 of 10	
Project: CHC5_Camera_1V0_PjPb	FPGA GPIF_SchDoc		

CircuitValley
Embedded Engineering
www.CircuitValley.com










Title SoCPS		
Size: A3	Number: 6	Revision: 1V0
Date: 21-Aug-26	Time: 6:32:58 PM	Sheet 6 of 10
Project: CHC5_Camera 1V0.PriPcb		SoC_PS.SchDoc





License CC BY-NC-ND 4.0
(C) CircuitValley.com

Title: USB		
Size: A3	Number: 7	Revision: 1V0
Date: 21-Aug-26	Time: 6:32:58 PM	Sheet 7 of 10
Project: CHC5_Camera_1V0_PjPcb	USB_SchDoc	

CircuitValley
Embedded Engineering
www.CircuitValley.com

U9C

BANK 35

IO_0_35	C14	IO5_0
IO_L1P_T0_AD0P_35	R20	IO5_1_P
IO_L1N_T0_AD0N_35	R20	IO5_1_N
IO_L2P_T0_AD8P_35	R19	IO5_2_P
IO_L2N_T0_AD8N_35	R20	IO5_2_N
IO_L3P_T0_DQS_AD1P_35	R17	MIP1_D1_LP_P
IO_L3N_T0_DQS_AD1N_35	R18	MIP1_D1_LP_N
IO_L4P_T0_35	R19	IO5_4_P
IO_L4N_T0_35	R20	IO5_4_N
IO_L5P_T0_AD9P_35	R18	IO5_5_P
IO_L5N_T0_AD9N_35	R19	IO5_5_N
IO_L6P_T0_35	R16	MIP1_D2_LP_N
IO_L6N_T0_VREF_35	R17	MIP1_D3_LP_N
IO_L7P_T1_AD2P_35	R19	MIP1_D1_P
IO_L7N_T1_AD2N_35	R20	MIP1_D1_N
IO_L8P_T1_AD10P_35	R17	MIP1_D1_LP_N
IO_L8N_T1_AD10N_35	R18	MIP1_D1_LP_P
IO_L9P_T1_DQS_AD3P_35	R19	MIP1_D2_P
IO_L9N_T1_DQS_AD3N_35	R20	MIP1_D2_N
IO_L10P_T1_AD11P_35	R19	MIP1_D3_N
IO_L10N_T1_AD11N_35	R16	MIP1_D1_P
IO_L11P_T1_SRCC_35	R17	MIP1_D1_N
IO_L11N_T1_SRCC_35	R18	MIP1_D2_N
IO_L12P_T1_MRCC_35	R18	MIP1_D3_N
IO_L12N_T1_MRCC_35	R16	MIP1_CLK_P
IO_L13P_T2_MRCC_35	R17	MIP1_CLK_N
IO_L13N_T2_MRCC_35	R18	MIP1_D2_P
IO_L14P_T2_AD4P_SRCC_35	R19	MIP1_D2_N
IO_L14N_T2_AD4N_SRCC_35	R20	MIP1_D1_P
IO_L15P_T2_DQS_AD12P_35	R19	MIP1_D1_N
IO_L15N_T2_DQS_AD12N_35	R20	MIP1_D3_P
IO_L16P_T2_35	R17	MIP1_D1_P
IO_L16N_T2_35	R18	MIP1_D1_N
IO_L17P_T2_AD5P_35	R20	MIP1_D3_N
IO_L17N_T2_AD5N_35	R19	MIP1_D3_LP_P
IO_L18P_T2_AD13P_35	R20	MIP1_D0_LP_N
IO_L18N_T2_AD13N_35	R15	MIP1_CLK_LP_P
IO_L19P_T3_35	R15	MIP1_CLK_LP_N
IO_L19N_T3_VREF_35	R14	MIP1_D2_LP_P
IO_L20P_T3_AD6P_35	R14	MIP1_D3_LP_P
IO_L20N_T3_AD6N_35	R15	MIP1_D2_LP_N
IO_L21P_T3_DQS_AD14P_35	R16	MIP1_D3_LP_N
IO_L21N_T3_DQS_AD14N_35	R14	MIP1_D3_LP_P
IO_L22P_T3_AD7P_35	R15	MIP1_D3_LP_N
IO_L22N_T3_AD7N_35	R14	MIP1_D3_LP_P
IO_L23P_T3_35	R15	MIP1_D2_LP_P
IO_L23N_T3_35	R16	MIP1_D2_LP_N
IO_L24P_T3_AD15P_35	R16	MIP1_D2_LP_N
IO_L24N_T3_AD15N_35	R15	IO5_25
IO_25_35		

XC7Z020-2CLG400I

MIP10_CLK_LP_P R34 MIP10_CLK_P

MIP10_CLK_LP_N R35 MIP10_CLK_N

MIP10_D0_LP_P R36 MIP10_D0_P

MIP10_D0_LP_N R37 MIP10_D0_N

MIP10_D1_LP_P R33 MIP10_D1_P

MIP10_D1_LP_N R32 MIP10_D1_N

MIP10_D2_LP_P R94 MIP10_D2_P

MIP10_D2_LP_N R95 MIP10_D2_N

MIP10_D3_LP_P R96 MIP10_D3_P

MIP10_D3_LP_N R99 MIP10_D3_N

MIP11_CLK_LP_P R40 MIP11_CLK_P

MIP11_CLK_LP_N R41 MIP11_CLK_N

MIP11_D0_LP_P R38 MIP11_D0_P

MIP11_D0_LP_N R39 MIP11_D0_N

MIP11_D1_LP_P R42 MIP11_D1_P



MIP11_D1_LP_N R44 MIP11_D1_N

MIP11_D2_LP_P R78 MIP11_D2_P

MIP11_D2_LP_N R89 MIP11_D2_N

MIP11_D3_LP_P R90 MIP11_D3_P

MIP11_D3_LP_N R93 MIP11_D3_N

License CC BY-NC-ND 4.0
(C) CircuitValley.comTitle **FPGAMIPI Standard**

Size: A3

Number: 10

Revision: 1V0

Date: 21-Aug-26

Time: 6:32:58 PM

Sheet 10 of 10

Project: CHC5_Camera_1V0_PjRb

FPGA_MIP1_SchDoc

CircuitValley
Embedded Engineering
www.CircuitValley.com