

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F324	F169	DQS for X8/X9 in F324	DQS for X16/X18 in F324	DQS for X8/X9 in F169
QL0		GXB_TX3p			B2				
QL0		GXB_TX3n			B1				
QL0		GXB_RX3p			D2				
QL0		GXB_RX3n			D1				
QL0		GXB_TX2p			F2				
QL0		GXB_TX2p			F1				
QL0		GXB_TX2F			H2				
QL0		GXB_RX2n			H1				
QL0		GXB_TX1p			K2	C2			
QL0		GXB_TX1p			K1	C1			
QL0 QL0		GXB_RX1p			M2	E2			
QL0 QL0		GXB_RX1n	+		M1	E1			
		GXB_TX0p	+		P2	G2			
QL0 QL0	_				P1	G2 G1			
QL0 QL0	_	GXB_TX0n			T2	J2			
		GXB_RX0p							
QL0		GXB_RX0n		MOFILO	T1	J1			
B3		MSEL2		MSEL2	P4	L3			
B3		MSEL1		MSEL1	R5	N3			
B3		MSEL0		MSEL0	T5	K5			
B3		CONF_DONE		CONF_DONE	U4	J5			
B3		nSTATUS		nSTATUS	V4	K6			
B3	VREFB3N0	10	PLL1_CLKOUTp		N5	L4			
B3	VREFB3N0	Ю	PLL1_CLKOUTn		N6	M4			
B3	VREFB3N0	Ю	DIFFIO_B1p	CRC_ERROR	P6	N4			
B3	VREFB3N0	Ю	DIFFIO_B1n	NCEO	R6	N5			
B3	VREFB3N0	Ю	DIFFIO_B2p		T6				
B3	VREFB3N0	Ю	DIFFIO_B2n		U6		DQ1B	DQ0B	
B3	VREFB3N0	Ю	DIFFIO_B3p	INIT_DONE	V5	M6			
B3	VREFB3N0	Ю	DIFFIO_B3n		V6	N6	DQ1B	DQ0B	DQ0B
B3	VREFB3N0	IO	DIFFIO_B4p		R7				
B3	VREFB3N0	Ю	DIFFIO_B4n		T7				
B3	VREFB3N0	Ю	DIFFIO_B5p		M7				
B3	VREFB3N0	Ю	DIFFIO_B5n		N7				
B3	VREFB3N0	10	DIFFIO_B6p		U7				
B3	VREFB3N0	10	DIFFIO_B6n		V7				
B3	VREFB3N0	10			T8	L5	DQS1B/CQ0B#, DPCLK2	DQS1B/CQ0B#, DPCLK2	DQS1B/CQ0B#, DPCLK2
B3	VREFB3N0	Ю	VREFB3N0		R8	L7	·	·	
B3	VREFB3N0	Ю	DIFFIO_B7p		U9		DQ1B	DQ0B	
B3	VREFB3N0	IO	DIFFIO_B7n		V8		DQ1B	DQ0B	
B3	VREFB3N0	IO	DIFFIO_B8p		R9		DQ1B	DQ0B	
B3	VREFB3N0	IO	DIFFIO_B8n		T9		DQ1B	DQ0B	
B3	VREFB3N0	10	DIFFIO_B9p		V9		DQS3B/CQ1B#, DPCLK3	DQS3B/CQ1B#, DPCLK3	
B3	VREFB3N0	10	DIFFIO_B9n	+	V10		2 4 5 5 7 5 4 1 5 11 5 11 6 11 6	5 4 5 5 7 5 4 15 11, 51 5 1 10	
B3	VREFB3N0	10	DIFFIO B10p		T10		DQ1B	DQ0B	
B3	VREFB3N0	10	DIFFIO_B10n		U10		DQ1B	DQ0B	
B3	VREFB3N0	10	DIFFIO_B10I	+	P10		DQ1B DQ1B	DQ0B	+
B3	VREFB3N0	10	DIFFIO_B11n		R10		DM1B/BWS#1B	DM0B/BWS#0B	
20	AKELD9IN0	Ю	DIFFIO_DITII		KIU		DIVITO/DVVO#1D	DIVIUD/DVV3#UD	

PT-EP4CGX22-1.0

Copyright © 2009 Altera Corp. Pin List Page 1 of 12



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F324	F169	DQS for X8/X9 in F324	DQS for X16/X18 in F324	DQS for X8/X9 in F169
B3A	VREFB3N0	CLK12	DIFFCLK_7p,REFCLK0p		M9	J6			
B3A	VREFB3N0	CLK13	DIFFCLK 7n,REFCLK0n		M10	J7			
B4	VREFB4N0	CLK14	DIFFCLK 6p		V11	M7			
B4	VREFB4N0	CLk15	DIFFCLK_6n		V12	N7			
B4	VREFB4N0	IO	DIFFIO_B12p		U13	N8			DQ0B
B4	VREFB4N0	IO	DIFFIO B12n		V13	N9	DQ0B	DQ0B	DQ0B
B4	VREFB4N0	IO	DIFFIO B13p		R11				
B4	VREFB4N0	IO	DIFFIO B13n		T11		DQ0B	DQ0B	
B4	VREFB4N0	IO	DIFFIO_B14p		T12		DQ0B	DQ0B	
B4	VREFB4N0	IO	DIFFIO B14n		U12				
B4	VREFB4N0	IO	DIFFIO_B15p		V14		DQ0B	DQ0B	
B4	VREFB4N0	IO	DIFFIO B15n		V15		DQ0B	DQ0B	
B4	VREFB4N0	IO	DIFFIO_B16p		R12				
B4	VREFB4N0	IO	DIFFIO_B16n		R13		DQS2B/CQ1B, DPCLK4	DQS2B/CQ1B, DPCLK4	
B4	VREFB4N0	IO	VREFB4N0		P12	K8	,	,	
B4	VREFB4N0	IO	-		P13	K9			DQ0B
B4	VREFB4N0	IO	DIFFIO B17p		T13				
B4	VREFB4N0	IO	DIFFIO_B17n		T14				
B4	VREFB4N0	IO	DIFFIO_B18p		U15		DQ0B	DQ0B	
B4	VREFB4N0	IO	DIFFIO B18n		U16				
B4	VREFB4N0	IO	DIFFIO B19p		V16	L9	DQ0B	DQ0B	DQ0B
B4	VREFB4N0	10	DIFFIO_B19n		V17	M9	DQS0B/CQ0B, DPCLK5	DQS0B/CQ0B, DPCLK5	DQS0B/CQ0B, DPCLK5
B4	VREFB4N0	IO	DIFFIO_B20p		U18		DQ0B	DQ0B	,
B4	VREFB4N0	IO	DIFFIO_B20n		V18				
B4	VREFB4N0	IO	DIFFIO_B21p		T16	N10	DQ0B	DQ0B	DQ0B
B4	VREFB4N0	10	DIFFIO_B21n		T17	N11	DM0B/BWS#0B	DM0B/BWS#0B	DQ0B
B4	VREFB4N0	IO	RUP2		R14	M11			DQ0B
B4	VREFB4N0	IO	RDN2		T15	N12			DM0B
B4	VREFB4N0	IO	PLL3_CLKOUTp		P15	K10			
B4	VREFB4N0	10	PLL3 CLKOUTn		R15	L11			
B5	VREFB5N0	IO	RUP3		N15	N13			
B5	VREFB5N0	IO	RDN3		N16	M13			
B5	VREFB5N0	10	DIFFIO_R14n		P16	K12	DQ1R	DQ0R	DQ0R
B5	VREFB5N0	IO	DIFFIO_R14p		R16	K11			DQ0R
B5	VREFB5N0	10	DIFFIO_R13n		T18	L13	DQ1R	DQ0R	DQ0R
B5	VREFB5N0	IO	DIFFIO_R13p		R17	L12	DQ1R	DQ0R	DQ0R
B5	VREFB5N0	IO	DIFFIO_R12n		P18		DQ1R	DQ0R	
B5	VREFB5N0	10	DIFFIO_R12p		R18		DQS3R/CQ1R#, DPCLK6	DQS3R/CQ1R#, DPCLK6	
B5	VREFB5N0	10	VREFB5N0	1	L16	H12			
B5	VREFB5N0	IO			L15	H10	DQS1R/CQ0R#, DPCLK7	DQS1R/CQ0R#, DPCLK7	DQS1R/CQ0R#, DPCLK7
B5	VREFB5N0	IO	DIFFIO_R11n		M17		= 40000, 2. 0210		= = = = = = = = = = = = = = = = = = = =
B5	VREFB5N0	10	DIFFIO_R11p	1	M16			1	
B5	VREFB5N0	10	DIFFIO_R10n	1	N18		DQ1R	DQ0R	
B5	VREFB5N0	10	DIFFIO R10p	1	N17	<u> </u>	DQ1R	DQ0R	
B5	VREFB5N0	10	DIFFIO_R9n	1	K16	J13	DQ1R	DQ0R	DQ0R
B5	VREFB5N0	10	DIFFIO_R9p	1	K15	K13	DQ1R	DQ0R	DQ0R
B5	VREFB5N0	10	DIFFIO_R8n	+	L18		DQ1R	DQ0R	= ~~
-~	V. (L. DO: 40		211 1 10_11011	1		1	Dan	- 00010	1

PT-EP4CGX22-1.0

Copyright © 2009 Altera Corp. Pin List Page 2 of 12



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F324	F169	DQS for X8/X9 in F324	DQS for X16/X18 in F324	DQS for X8/X9 in F169
B5	VREFB5N0	10	DIFFIO_R8p		M18	1 1 1 1 1	DM1R/BWS#1R	DM0R/BWS#0R	
B5	VREFB5N0	CLK4	DIFFCLK_2n		K18	G13			
B5	VREFB5N0	CLK5	DIFFCLK_2p		K17	H13			
B6	VREFB6N0	CLk6	DIFFCLK_3n		H18	F13			
B6	VREFB6N0	CLK7	DIFFCLK_3p		J18	F12			
B6	VREFB6N0	IO	DIFFIO R7n		J17	1 12	DQ0R	DQ0R	
B6	VREFB6N0	IO	DIFFIO_R7p		J16		DQ0R	DQ0R	
B6	VREFB6N0	10	DIFFIO R6n	DEV OE	G18	G10	240.1	240.1	
B6	VREFB6N0	10	DIFFIO R6p	521_02	F17	G9	DQS0R/CQ0R, DPCLK8	DQS0R/CQ0R, DPCLK8	DQS0R/CQ0R, DPCLK8
B6	VREFB6N0	10	DIFFIO R5n		G17	F11	DQ0R	DQ0R	DQ0R
B6	VREFB6N0	10	DIFFIO_R5p		G16	F10	DQ0R	DQ0R	DQ0R
B6	VREFB6N0	10	VREFB6N0		G15	E13	Dagar	Daoit	Daon
B6	VREFB6N0	10	VICEI BOITO		H16	F9			
B6	VREFB6N0	10	DIFFIO R4n	DEV CLRn	E18	D10			
B6	VREFB6N0	10	DIFFIO R4p	DE V_OLIVII	F18	E10	DQ0R	DQ0R	DM0R
B6	VREFB6N0	IO	DIFFIO R3n		D18	2.10	DQS2R/CQ1R, DPCLK9	DQS2R/CQ1R, DPCLK9	Billiott
B6	VREFB6N0	IO	DIFFIO R3p		D17		DQ0R	DQ0R	
B6	VREFB6N0	10	DIFFIO_R2n		E16	D12	DQ0R	DQ0R	
B6	VREFB6N0	IO	DIFFIO_R2p		F16	D11	DQ0R	DQ0R	
B6	VREFB6N0	10	DIFFIO R1n		E15	511	DQ0R	DQ0R	
B6	VREFB6N0	IO	DIFFIO_R1p		F15		DM0R/BWS#0R	DM0R/BWS#0R	
B7	VREFB7N0	IO	RUP4		C18	C11	BW010BW0#010	Dividio O Dividio C	DQ0T
B7	VREFB7N0	IO	RDN4		B18	C12			DQ0T
B7	VREFB7N0	10	PLL4_CLKOUTn		C16	C1Z			DQUI
B7	VREFB7N0	IO	PLL4 CLKOUTp		C17				
B7	VREFB7N0	10	DIFFIO T19n		D15		DQ0T	DQ0T	
B7	VREFB7N0	10	DIFFIO_T19p		D16		DQ0T	DQ0T	
B7	VREFB7N0	10	DIFFIO_T18n		A17	C13	DQ0T	DQ0T	DQ0T
B7	VREFB7N0	10	DIFFIO T18p		A17	D13	DQ01	DQUI	DQ0T
B7	VREFB7N0	10	DIFFIO_T17n		C14	A13	DQS0T/CQ0T, DPCLK10	DQS0T/CQ0T, DPCLK10	DQS0T/CQ0T, DPCLK10
B7	VREFB7N0	10	DIFFIO T17p		D14	B13	DQ301/CQ01, DI CERTO	DQ301/CQ01, DI CENTO	DQ0T
B7	VREFB7N0	10	DIFFIO_T16n		B15	D13	DQ0T	DQ0T	DQUI
B7	VREFB7N0	10	DIFFIO_T16p		C15		DQ0T	DQ0T	
B7	VREFB7N0	10	Витю_тюр		D13	B11	DQUI	DQUI	
B7	VREFB7N0	10	VREFB7N0		E12	B10			
B7	VREFB7N0	IO	DIFFIO_T15n		A16	B10			
B7	VREFB7N0	10	DIFFIO T15p		B16				
в7 В7	VREFB7N0	10	DIFFIO_T15p		C12		DQ0T	DQ0T	
B7	VREFB7N0	10	DIFFIO_T14p		C12		201	DQUI	
В7 В7	VREFB7N0	10	DIFFIO_T14p		A14		DQS2T/CQ1T, DPCLK11	DQS2T/CQ1T, DPCLK11	
B7	VREFB7N0	10	DIFFIO_T13p		A15		DQ021/OQ11, DI OLKI1	DQUZI/OQTI, DI OLKIT	
в7 В7	VREFB7N0	10	DIFFIO_T13p		D11	B8	DQ0T	DQ0T	DQ0T
B7	VREFB7N0	10	DIFFIO_T12h		D12	C8	201	1 2401	DQ0T
B7	VREFB7N0	10	DIFFIO_T12p		A13	A11	DQ0T	DQ0T	DQ0T
в <i>т</i> В7	VREFB7N0 VREFB7N0	10	DIFFIO_TTIN		B13	A11	DQUI	וטשטו	DM0T
в <i>т</i> В7	VREFB7N0 VREFB7N0	10			D10	AIZ	DQ0T	DQ0T	PINIOI
B7	VREFB7N0 VREFB7N0	10	DIFFIO_T10n DIFFIO_T10p		E10		DM0T/BWS#0T	DM0T/BWS#0T	+

PT-EP4CGX22-1.0

Copyright © 2009 Altera Corp. Pin List Page 3 of 12



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F324	F169	DQS for X8/X9 in F324	DQS for X16/X18 in F324	DQS for X8/X9 in F169
B7	VREFB7N0	CLK8	DIFFCLK 5n		A12	A9			
B7	VREFB7N0	CLK9	DIFFCLK 5p		B12	A10			
B8A	VREFB8N0	CLK10	DIFFCLK_4n,REFCLK1n		G9	E6			
B8A	VREFB8N0	CLK11	DIFFCLK_4p,REFCLK1p		G10	E7			
B8	VREFB8N0	IO	DIFFIO_T9n		C10		DQ1T	DQ0T	
B8	VREFB8N0	Ю	DIFFIO_T9p		C11				
B8	VREFB8N0	IO	DIFFIO_T8n		A10		DQ1T	DQ0T	
B8	VREFB8N0	IO	DIFFIO_T8p		A11		DQ1T	DQ0T	
B8	VREFB8N0	Ю	DIFFIO_T7n		B9				
B8	VREFB8N0	Ю	DIFFIO_T7p		B10		DQ1T	DQ0T	
B8	VREFB8N0	IO	DIFFIO_T6n		C9				
B8	VREFB8N0	Ю	DIFFIO_T6p		D9		DQS3T/CQ1T#, DPCLK12	DQS3T/CQ1T#, DPCLK12	
B8	VREFB8N0	IO	DIFFIO_T5n		A8		DQ1T	DQ0T	
B8	VREFB8N0	Ю	DIFFIO_T5p		A9				
B8	VREFB8N0	IO	VREFB8N0		D8	C6			
B8	VREFB8N0	Ю			C8	B6	DQS1T/CQ0T#, DPCLK13	DQS1T/CQ0T#, DPCLK13	DQS1T/CQ0T#, DPCLK13
B8	VREFB8N0	Ю	DIFFIO_T4n		A7		DQ1T	DQ0T	, , , , ,
B8	VREFB8N0	IO	DIFFIO_T4p		B7		DQ1T	DQ0T	
B8	VREFB8N0	Ю	DIFFIO T3n		C7				
B8	VREFB8N0	Ю	DIFFIO_T3p		D7		DQ1T	DQ0T	
B8	VREFB8N0	Ю	DIFFIO_T2n		A6		DQ1T	DQ0T	
B8	VREFB8N0	Ю	DIFFIO_T2p		B6		DM1T/BWS#1T	DM0T/BWS#0T	
B8	VREFB8N0	Ю	DIFFIO_T1n		C6				
B8	VREFB8N0	Ю	DIFFIO_T1p		D6				
B8	VREFB8N0	IO	PLL2_CLKOUTn		A5	A7			
B8	VREFB8N0	Ю	PLL2_CLKOUTp		B5	A8			
B8	VREFB8N0	Ю		CLKUSR	E6	A6			
B9	VREFB8N0	Ю		DATA0	A4	A5			
B9	VREFB8N0	IO		ASDO	B4	B5			
B9	VREFB8N0	Ю		NCSO	C5	C5			
B9		DCLK		DCLK	D5	A4			
B9		nCONFIG		nCONFIG	C4	D5			
B9		nCE		nCE	D3	C4			
B9		TDI		TDI	D4	A3			
B9		TCK		TCK	E5	B3			
B9		TMS		TMS	E3	A2			
B9		TDO		TDO	E4	A1			
		GND		-	F5	E3			
		GND			M6	K3			
		GND			M13	J9			
		GND			F13	B12			
		GND			G11	M12			
		GND			U17	M10			
		GND			U14	M8			
		GND			U11	M5			
		GND			U8	J12			
	1	GND			U5	H8			

PT-EP4CGX22-1.0

Copyright © 2009 Altera Corp. Pin List Page 4 of 12



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F324	F169	DQS for X8/X9 in F324	DQS for X16/X18 in F324	DQS for X8/X9 in F169
		GND			P17	H6			
		GND			P14	H4			
		GND			P11	G12			
		GND			P8	G7			
		GND			P5	G5			
		GND			N10	F8			
		GND			M12	F6			
		GND			M8	F4			
		GND			M4	E12			
		GND			L17	E9			
		GND			L14	E5			
		GND			L11	D8			
		GND			L9	D6			
		GND			L7	B9			
		GND			L5	B7			
		GND			K12	B4			
		GND			K10	M1			
		GND			K8	L2			
		GND			K6	K2			
		GND			K4	K1			
		GND			J13	H2			
		GND			J11	H1			
		GND			J9	F2			
		GND			J7	F1			
		GND			J5	D2			
		GND			H17	D1			
		GND			H14	B2			
		GND			H12	B1			
		GND			H10	, D1			
		GND			H8	+			
		GND			H6	+			
		GND			H4	+			
		GND			G7	+			
		GND			E17	+			
		GND			E14	+			
		GND			E11	+			
		GND			E8	+			
		GND			B17	+			
		GND			B17				
	+	GND			B14				
	+	GND			B11				
	+	GND			V2				
		GND			U2				
	+				U1				
		GND							
		GND			T3				
		GND			R3				
		GND			R2			1	



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F324	F169	DQS for X8/X9 in F324	DQS for X16/X18 in F324	DQS for X8/X9 in F169
		GND	opinion and an endoy		R1	1			
		GND			P3				
		GND			N2				
		GND			N1				
		GND			L2				
		GND			L1				
		GND			J2				
		GND			J1				
		GND			G2				
		GND			G1				
		GND			E2				
		GND			E1				
		GND			C3				
		GND			C2				
	1	GND			C1				
	1	GND			B3				
		GND			A3				
		GND			A2				
		GND			A1				
		VCCINT			G6	F7			
		VCCINT			N4	J8			
		VCCINT			M11	H7			
		VCCINT			L12	H5			
		VCCINT			L10	G8			
		VCCINT			L8	G6			
		VCCINT			L4	G4			
		VCCINT			K13	F5			
		VCCINT			K11	E8			
		VCCINT			K9	E4			
		VCCINT			K7	<u> </u>			
		VCCINT			K5				
		VCCINT			J14				
		VCCINT			J12				
		VCCINT			J10				
		VCCINT			J8				
		VCCINT			J6				
	†	VCCINT			J4				
	1	VCCINT			H13				
	1	VCCINT			H11				
	1	VCCINT			H9				
	†	VCCINT			H7				
	1	VCCINT			H5				
		VCCINT			G12		<u> </u>		
		VCCINT			G8				
	1	VCCINT			G4				
	1	VCCINT			F7				
		VCCIO3			N8	L6			1



Bank Number	VREFB Group	Pin Name /	Optional Function(s)	Configuration Function	F324	F169	DQS for X8/X9 in F324	DQS for X16/X18 in F324	DQS for X8/X9 in F169
iiik itaiiibci	VILLI B GIOUP	VCCIO3	Optional Function(s)	T dilotion	P9	1 103	DQC 101 X0/X3 111 1 324	DQ0101 X10/X10 1111 324	Dago for Xo/Xo iii 1 105
		VCCIO3			P7				
		VCCIO4			N12	L8			
		VCCIO4			N14	L10			
		VCCIO4			N13				
		VCCIO4			N11				
		VCCIO5			K14	H11			
		VCCIO5			M15	J11			
		VCCIO6			G14	E11			
		VCCIO6			J15	G11			
		VCCIO6			H15	GII			
		VCCIO7			F12	C10			
		VCCIO7			F11	C10			
		VCCIO7			F10	Ca			
		VCCIO7			E13				
		VCCIO8			F8	C7			
		VCCIO8			E9	C/			
		VCCIO8			E7				
		VCCIO9			F4	C3			
		NC NC			U3	N2			
		NC			V3	M3			
		VCCA			G5	D4			
		VCCA			L6	K4			
		VCCA			L13	H9			
		VCCA			G13	D9			
		VCCL_GXB			R4	N1			
		VCCL_GXB			H3	F3			
		VCCL_GXB			M3	H3			
		VCCL_GXB			K3	пз			
					F3				
		VCCL_GXB							
		VCCH_GXB			L3	G3			
		VCCH_GXB			G3				
		RREF0			V1	L1			
		VCC_CLKIN3A			N9	K7			
		VCCD_PLL			F6	D3			
		VCCD_PLL			M5	J4			
		VCCD_PLL			M14	J10			
		VCCD_PLL			F14				
	+	VCC_CLKIN8A	-		F9	D7			
		VCCA_GXB			T4	M2			
		VCCA_GXB			N3	J3			
		VCCA_GXB	1	I	J3		1	1	

Note:

(1) For DQS pins that do not have the associated DQ pins, the particular DQS is not supported.



Pin Information for the Cyclone® IV GX EP4CGX22 Device Version 1.0

Note (1)

		Note (1)
	Pin Type (1st, 2nd, &	
Pin Name	3rd Function)	Pin Description
		Clock and PLL Pins
CLK[5, 7, 9, 11, 12,14],	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential global
DIFFCLK_[27]p		clock input or user input pins.
CLK[4, 6, 8, 10, 13, 15],	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential global
DIFFCLK_[27]n		clock input or user input pins.
PLL[18]_CLKOUTp	I/O, Output	Optional positive terminal for external clock outputs from PLL [18]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
PLL[18]_CLKOUTn	I/O, Output	Optional negative terminal for external clock outputs from PLL [18]. These pins can be assigned to single-ended or differential I/O standards if it is being fed by a PLL output.
	•	Configuration/JTAG Pins
MSEL[03]	Input	Configuration input pins that set the Cyclone IV GX device configuration scheme. The smaller devices like EP4CGX15, EP4CGX22, and EP4CGX30 do not have the MSEL3 pin.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
NCEO	I/O, Output	Output that drives low when device configuration is complete. This pin can be used as a regular I/O if not used for device configuration.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as an user I/O pin.
тск	Input	Dedicated JTAG test clock input pin.
TMS	Input	Dedicated JTAG test mode select input pin.
TDI	Input	Dedicated JTAG test data input pin.
TDO	Output	Dedicated JTAG test data output pin.
NCSO	I/O, Output	Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO, DATA1	Input (PS, FPP) Output (AS)	This pin functions as DATA1 in PS and FPP modes, and as ASDO in AS mode. DATA1: Data input in non-AS mode. Byte-wide configuration data is presented to the target device on DATA[07]. In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is tri-stated. After FPP configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the Dual-Purpose Pin settings. ASDO: Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.



Pin Information for the Cyclone® IV GX EP4CGX22 Device Version 1.0

Note (1)

		Note (1)
Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Bin Description
	,	Pin Description
DATA0	I/O, Input	Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O
		pin after configuration is complete.
DATA[27]	Input (FPP)	Data inputs. Byte-wide configuration data is presented to the target device on DATA [07]. In AS or PS
		configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After
		FPP configuration, DATA [27] are available as user I/O pins and the state of these pins depends on the Dual-
		Purpose Pin settings.
DCLK	Input (PS)	Dedicated configuration clock pin. In PS configuration, DCLK is used to clock configuration data from an
	Output (AS)	external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the
		configuration interface.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM
		bits. This pin is optional and is used when the CRC error detection circuit is enabled. This pin can be used as
		regular I/O if not used for CRC error detection.
DEV_CLRn	I/O (when option off),	Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all
	Input (when option on)	registers are cleared; when this pin is driven high, all registers behave as programmed. This pin is enabled by
	in par (in terr spiners en)	turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II software.
DEV_OE	I/O (when option off),	Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O
BEV_0E	Input (when option on)	pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is enabled
	input (when option on)	by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II software.
		by tanking on the Enable device wide datpar enable (BEV_GE) option in the quarter in contrare.
INIT_DONE	I/O, Output	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a
11111_50112	(open-drain)	transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE
	(open drain)	output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration. This pin is enabled
		by turning on the Enable INIT_DONE output option in the Quartus II software.
		by turning on the Eriable hart_boate output option in the Quartes in software.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not
		enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is enabled by
		turning on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II software.
		talling of the Enable deer supplied start up deer (SERSOR) spater in the addition is sertificate.
		Differential I/O Pins
DIFFIO_[R,T,B]072][n,p]	I/O, TX/RX channel	Dual-purpose differential transmitter/receiver channels. These channels can be used for transmitting/receiving
		LVDS compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an
		"n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins
		are available as user I/O pins.
	· ·	External Memory Interface Pins
DQS[05][R,T,B]/CQ[0,1,3,5][R,T,B][#],DPCLK[017]	I/O, DQS/CQ, DPCLK	Dual-purpose DPCLK/DQS pins can connect to the global clock network for high-fanout control signals such as
		clocks, asynchronous clears, presets and clock enables. It can also be used as optional data strobe signal for
		use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry, which allows fine
		tune of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
		and an and private or the impact ordered or except to properly diligit brook dayou flooded to daptate data.
		I



Pin Information for the Cyclone® IV GX EP4CGX22 Device Version 1.0


Note (1)

	Pin Type (1st, 2nd,	Note (1)
Pin Name	3rd Function)	Pin Description
DQ[05][R,T,B]	I/O. DQ	Optional data signal for use in external memory interface.
DM[05][R,B,T]/BWS#[05][R,T,B]	I/O, DM/BWS#	The data mask pins are only required when writing to DDR SDRAM and DDR2 SDRAM devices. QDR II SRAM
Divi[00][13,5,1]; DVVO#[00][13,1,5]	1/O, BIVI/BVVO#	devices use the BWS signal to select the byte to be written into memory. A low signal on the DM/BWS# pin
		indicates that the write is valid. Driving the DM/BWS# pin high results in the memory masking the DQ signals.
		ри и при при при при при при при при при
		Reference Pins
RUP[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor
		RUP must be connected to the designated RUP pin within the same bank when used. If the RUP pin is not
		used, this pin can function as a regular I/O pin.
RDN[24]	I/O, Input	Reference pins for on-chip termination (OCT) block in I/O banks 4, 5, and 7. The external precision resistor
		RDN must be connected to the designated RDN pin within the same bank when used. If the RDN pin is not
		used, this pin can function as a regular I/O pin.
NC	No Connect	Do not drive signals into these pins.
		Supply Pins
VCCINT	Power	These are internal logic array voltage supply pins.
VCCD_PLL	Power	Digital power for PLLs. The designer must power up these pins, even if the PLL is not used.
VCCA	Power	Analog power for PLLs. All VCCA pins must be powered and all VCCA pins must be powered up and powered
		down at the same time even if not all the PLLs are used. Designer is advised to keep VCCA isolated from
		other VCC for better jitter performance.
VCCIO[39]	Power	These are I/O supply voltage pins for banks 3 through 9. Each bank can support a different voltage level.
	_	VCCIO supplies power to the input and output buffers for all I/O standards.
VCC_CLKIN[3,8]A	Power	CLLKIN power in bank 3A and bank 8A.
VREFB[38]N0	I/O	Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins
		are used as the voltage-reference pins for the bank. If voltage reference I/O standards are not used in the
ONID	2 d	bank, the VREF pins are available as user I/O pins.
GND	Ground	Device ground pins. All GND pins should be connected to GND plane on the board.
VCCL_GXB	Power	Transceiver Pins Supplies power to the transceiver PMA TX, PMA RX, and clocking.
VCCH_GXB	Power	Supplies power to the transceiver PMA output (TX) buffer.
VCCA_GXB	Power	Supplies power to the transceiver PMA regulator.
GXB_RX[07]p	Input	High speed positive differential receiver channels.
GXB_RX[07]n	Input	High speed negative differential receiver channels.
GXB_TX[07]p	Output	High speed positive differential transmitter channels.
GXB_TX[07]n	Output	High speed negative differential transmitter channels.
REFCLK[05]p	Input	High speed differential reference clock positive.
REFCLK[05]n	Input	High speed differential reference clock complement.
RREF0	Input	Reference resistor for transceiver.

Note:

(1) The pin definitions are prepared based on the device with the largest density, EP4CGX150. Refer to the pin list for the availability of pins in each density.





Notes:

- 1. This is a top view of the silicon die.
- 2. This is only a pictorial representation to provide an idea of placement on the device. Refer to the pin list and the Quartus[®] II software for exact locations.



Version Number	Date	Changes Made
1.0	12/24/2009	Initial release.