

Sundarapandian system

System dynamics

$$\begin{aligned}\dot{y}_1 &= a(y_2 - y_1) + y_2 y_3 + d y_4 \\ \dot{y}_2 &= -y_1 + b y_2 - y_1 y_3 + d y_4 \\ \dot{y}_3 &= y_2^2 - c y_3 \\ \dot{y}_4 &= -y_2\end{aligned}$$

Forward Euler equation for the system

The forward Euler method is as follows:

$$y_{n+1} = y_n + h f(x_n, y_n)$$

For convinience we do the following substitutions:

$$\begin{aligned}y_1 &= w \\ y_2 &= x \\ y_3 &= y \\ y_4 &= z\end{aligned}$$

The resulting system is:

$$\begin{aligned}w_{n+1} &= w_n + h[a(x_n - w_n) + x_n y_n + d z_n] \\ x_{n+1} &= x_n + h[-w_n + b x_n - w_n y_n + d z_n] \\ y_{n+1} &= y_n + h[x_n^2 - c y_n] \\ z_{n+1} &= z_n + h[-x_n]\end{aligned}$$

where


$$\begin{aligned}a &= 40 \\ b &= 28 \\ c &= 4 \\ d &= 7\end{aligned}$$

and the initial conditions are

$$\begin{aligned}w_0 &= 0.1 \\ x_0 &= 0.1 \\ y_0 &= 0.1 \\ z_0 &= 0.1\end{aligned}$$

We need adders, subtracters, multipliers, multiplexers, registers and CU.

MATLAB simulation with forward Euler



```

clear; close all; clc;
tic
h = 0.001;      % Tamano de paso
t = 0:h:10000;  % Vector de tiempo

% Parametros
a = 40;
b = 28;
c = 4;
d = 7;

y1 = zeros(size(t)); % Inicializacion de los vectores
y2 = zeros(size(t));
y3 = zeros(size(t));
y4 = zeros(size(t));

% Asignacion de condicion inicial
ini_cond = [0.1 0.1 0.1 0.1]'; % Condiciones iniciales
y1(1) = ini_cond(1);
y2(1) = ini_cond(2);
y3(1) = ini_cond(3);
y4(1) = ini_cond(3);

% Algoritmo forward euler
for i = 2:size(y1,2)
    y1(i) = y1(i-1) + y1_state(y1(i-1),y2(i-1),y3(i-1),y4(i-1),a,b,c,d)*h;
    y2(i) = y2(i-1) + y2_state(y1(i-1),y2(i-1),y3(i-1),y4(i-1),a,b,c,d)*h;
    y3(i) = y3(i-1) + y3_state(y1(i-1),y2(i-1),y3(i-1),y4(i-1),a,b,c,d)*h;
    y4(i) = y4(i-1) + y4_state(y1(i-1),y2(i-1),y3(i-1),y4(i-1),a,b,c,d)*h;
end

subplot(2,2,1); plot(y1,y2); grid on; grid minor;
subplot(2,2,2); plot(y2,y3); grid on; grid minor;
subplot(2,2,3); plot(y3,y4); grid on; grid minor;
subplot(2,2,4); plot(y1,y4); grid on; grid minor;

check_max = [max(y1) max(y2) max(y3) max(y4)];
check_min = [min(y1) min(y2) min(y3) min(y4)];
check_max = max(check_max)
check_min = min(check_min)

toc

% Descripcion de sistema dinamico
function R = y1_state(y1,y2,y3,y4,a,b,c,d)
    R = a*(y2-y1) + y2*y3 + d*y4;
end

function R = y2_state(y1,y2,y3,y4,a,b,c,d)
    R = -y1 + b*y2 - y1*y3 + d*y4;
end


function R = y3_state(y1,y2,y3,y4,a,b,c,d)
    R = y2*y2 - c*y3;
end

function R = y4_state(y1,y2,y3,y4,a,b,c,d)
    R = -y2;


```

end

From the simulation we can notice that the absolute limits of all states are $[-41.8370, 45.4266]$, to be in the safe side we will use $[-50, 50]$ as our limits, another thing we have to take into account is the minimum step time size $h = 0.001$.



Diagram



Fixed point analysis

| Variable | Number of bits | Format | Move point | Range $[-2^a, 2^a - 2^{-b}]$ |
|----------|----------------|------------|------------|------------------------------|
| X | 32 bits | $X(6, 25)$ | 5 | $[-64, 63.9999999701977]$ |

Simulation in C

```

/*
    Autor:  Ciro Fabian Bermudez Marquez
    Nombre: Simulador de diseños en VHDL de 32 bits en punto fijo
    Agradecimientos: Dr. Luis Gerardo de la Fraga y Dr. Cuauhtemoc Mancillas
    López
*/
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <string.h>

/* Variables globales */
int _a;           // parte entera
int _b;           // parte fraccionaria
long _power;

/*
    Para un Ryzen 5 3600 en MxLinux

```

```

Data type <int> tiene 4 bytes, es decir 32 bits.
printf("int is %lu bytes.\n",sizeof(int));

Data type <short> tiene 2 bytes, es decir 16 bits.
printf("short is %lu bytes.\n",sizeof(short));

Para compilar ejecutar:
    gcc -o cordic cordic.c - lm
*/

void inicializa( int a, int b ){
    _a = a;                                     // A(a,b) representacion en punto fijo,
cargamos variables globales
    _b = b;
    _power = 1L << _b;                         // Calculamos el factor para la
conversion
}

long setNumber( double v ){                   // Convierte a punto fijo con
truncamiento
    return ( (long)(v*_power) );
}

double getNumber( long r ){                   // Convierte de vuelta a double
    return ( (double)r/_power);
}

long multTrunc( long x, long y ){             // Multiplicacion con truncamiento
    __int128 r;
    __int128 a=0;
    __int128 b=0;
    a = x;
    b = y;
    r = a*b;
    r = r >> _b;
    return( r );
}

int main(int argc, char *argv[]){

    // Archivo de texto
    FILE *fpointer = fopen("salida.txt","w");

    int entera;
    int frac;
    int i;

    long y1_n,y2_n,y3_n,y4_n;                // Variables para algoritmo
    long y1_ni,y2_ni,y3_ni,y4_ni;
    long hf;
    long ap,bp,cp,dp;                        // Parametros del sistema

    double y1_0,y2_0,y3_0,y4_0,h;           // Variables para condiciones iniciales

```

```

// Parametros de punto fijo
entera = 20;
frac = 43;
inicializa( entera, frac );
printf(" Representacion A(a,b) = A(%d,%d)\n a: entera\tb:
fraccionaria\n",entera,frac);

// Valores iniciales
y1_0 = 0.1;
y2_0 = 0.1;
y3_0 = 0.1;
y4_0 = 0.1;
h     = 0.001;

printf(" # y1_0: %f\n", y1_0 );
printf(" # y2_0: %f\n", y2_0 );
printf(" # y3_0: %f\n", y3_0 );
printf(" # y4_0: %f\n", y4_0 );
printf(" # h: %f\n", h );

// Conversion a punto fijo
y1_n = setNumber( y1_0 );
y2_n = setNumber( y2_0 );
y3_n = setNumber( y3_0 );
y4_n = setNumber( y4_0 );
hf = setNumber( h );
printf(" # y1_0 real: %2.10f\n",getNumber(y1_n) );
printf(" # y2_0 real: %2.10f\n",getNumber(y2_n) );
printf(" # y3_0 real: %2.10f\n",getNumber(y3_n) );
printf(" # y4_0 real: %2.10f\n",getNumber(y4_n) );
printf(" # h real: %2.10f\n",getNumber( hf) );

// Parametros del sistema
ap = setNumber( 40.0 );
bp = setNumber( 28.0 );
cp = setNumber( 4.0 );
dp = setNumber( 7.0 );

//fprintf(fpinter,"%2.20f\t%2.20f\t\t%lx\t\t%lx\n",getNumber( y1_n ),
getNumber( y2_n ), y1_n, y2_n);
fprintf(fpinter,"%2.20f\t%2.20f\n",getNumber( y1_n ), getNumber( y2_n ));
for(i = 0; i<100000; i++){

    y1_ni = y1_n + multTrunc(hf,multTrunc( ap, y2_n - y1_n ) +
multTrunc(y2_n, y3_n) + multTrunc( dp, y4_n));
    y2_ni = y2_n + multTrunc(hf, - y1_n + multTrunc( bp, y2_n ) -
multTrunc( y1_n ,y3_n ) + multTrunc( dp, y4_n));
    y3_ni = y3_n + multTrunc(hf, multTrunc( y2_n , y2_n ) - multTrunc( cp,
y3_n));
    y4_ni = y4_n + multTrunc(hf, - y2_n);

    y1_n = y1_ni;
    y2_n = y2_ni;
    y3_n = y3_ni;
    y4_n = y4_ni;
}


```

```

        //fprintf(fpinter,"%2.20f\t%2.20f\t\t%lx\t\t%lx\n",getNumber( y1_ni ),
getNumber( y2_ni ),y2_ni,y2_ni);
        fprintf(fpinter,"%2.20f\t%2.20f\n",getNumber( y1_n ), getNumber( y2_n
));
    }

    fclose(fpinter);
    return 0;
}

```



VDHL codes

A continuación se muestran todos los bloques:

```

library ieee;
use ieee.std_logic_1164.all;

entity mux is
    generic( n : integer := 64);  -- Tamaño de palabra
    port(
        X0  : in std_logic_vector(n-1 downto 0);
        Xn_1: in std_logic_vector(n-1 downto 0);
        SEL : in std_logic;
        Xn   : out std_logic_vector(n-1 downto 0)
    );
end;

architecture arch of mux is
begin

```

```

Xn <= X0 when SEL = '0' else Xn_1;
end arch;

```

Código: mux.vhd

```

library ieee;
use ieee.std_logic_1164.all;

entity ff_gen_hab is
    generic(n : integer := 64);
    port(
        RST : in std_logic;
        CLK : in std_logic;
        HAB : in std_logic_vector(1 downto 0);
        D : in std_logic_vector(n-1 downto 0);
        Q : out std_logic_vector(n-1 downto 0)
    );
end;

architecture ff of ff_gen_hab is
    signal Qn, Qp : std_logic_vector(n-1 downto 0);
begin
    -- Qn <= Qp when HAB = '0' else D;
    with HAB select
        Qn <=
            (others => '0') when "00", -- Reset
            D when "01", -- Pasar
            Qp when others; -- Mantener

    process(RST, CLK)
    begin
        if RST = '1' then
            Qp <= (others => '0');
        elsif rising_edge(CLK) then
            Qp <= Qn;
        end if;
    end process;
    Q <= Qp;
end ff;

```

Código: ff_gen_hab.vhd

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mult is
    generic( n : integer := 64);
    port(
        A : in std_logic_vector(n-1 downto 0);
        B : in std_logic_vector(n-1 downto 0);
        M : out std_logic_vector(n-1 downto 0)
    );
end;

```



```

architecture aritmetica of mult is
    signal temp : std_logic_vector(2*n-1 downto 0);           -- La parte
    fraccionaria es de 60 bits                               3,60
begin
    temp <= std_logic_vector(signed(A)*signed(B));
    M <= temp(123 downto 60);
end aritmetica;

```

Código: mult.vhd

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sum is
    generic( n : integer := 64 );
    port(
        T1,T2      : in    std_logic_vector(n-1 downto 0);
        S1          : out   std_logic_vector(n-1 downto 0)
    );
end;

architecture aritmetica of sum is
begin
    S1 <= std_logic_vector( signed(T1) + signed(T2) );
end aritmetica;

```

Código: sum.vhd

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sum4a1 is
    generic( n : integer := 64 );
    port(
        T1,T2,T3,T4      : in    std_logic_vector(n-1 downto 0);
        S1                : out   std_logic_vector(n-1 downto 0)
    );
end;

architecture aritmetica of sum4a1 is
begin
    S1 <= std_logic_vector( signed(T1) + signed(T2) + signed(T3) + signed(T4));
end aritmetica;

```

Código: sum4a1.vhd

```

library ieee;
use ieee.std_logic_1164.all;

```

```

entity rom is
    generic( n : integer := 64 );          -- tamaño de palabra
    port(
        an_1,an_2,an_3,an_4      :    out std_logic_vector(n-1 downto 0);
        an_5,an_6,an_7,an_8      :    out std_logic_vector(n-1 downto 0);
        an_9,an_10,an_11,an_12 :    out std_logic_vector(n-1 downto 0)
    );
end rom;

architecture arch of rom is
begin
    an_1 <=
"1111011001100110011001100110011001100110011001100110011010000000";    -- -0.6
    an_2 <=
"1111111001100110011001100110011001100110011001100110011001100000";    -- -0.1
    an_3 <=
"0001000110011001100110011001100110011001100110011001101000000000";    -- 1.1
    an_4 <=
"0000001100110011001100110011001100110011001100110011001101000000";    -- 0.2
    an_5 <=
"111100110011001100110011001100110011001100110011001100110011000000";    -- -0.8
    an_6 <=
"00001001100110011001100110011001100110011001100110011001100110000000";    -- 0.6
    an_7 <=
"11110100110011001100110011001100110011001100110011001100110100000000";    -- -0.7
    an_8 <=
"00001011001100110011001100110011001100110011001100110011001100000000";    -- 0.7
    an_9 <=
"00001011001100110011001100110011001100110011001100110011001100000000";    -- 0.7
    an_10 <=
"00000100110011001100110011001100110011001100110011001100110011000000";    -- 0.3
    an_11 <=
"00001001100110011001100110011001100110011001100110011001100110000000";    -- 0.6
    an_12 <=
"00001110011001100110011001100110011001100110011001100110011010000000";    -- 0.9
end arch;

```

Código: rom.vhd

```

library ieee;
use ieee.std_logic_1164.all;

entity cu2 is
    port(
        RST      : in    std_logic;
        CLK      : in    std_logic;
        START    : in    std_logic;
        HAB      : out   std_logic_vector(1 downto 0);
        SEL      : out   std_logic
    );
end;

architecture fsm of cu2 is
    signal Qp, Qn : std_logic_vector(1 downto 0); -- porque son 6 estados
begin

```

```

process (Qp, START)
begin
  case Qp is
    when "00" => SEL <= '0'; HAB <= "00";           -- espera 1
      if START = '1' then
        Qn <= "01";
      else
        Qn <= Qp;
      end if;
    when "01" => SEL <= '0'; HAB <= "01";           -- habilita 1
      Qn <= "10";
    when "10" => SEL <= '1'; HAB <= "11";           -- espera 2
      if START = '1' then
        Qn <= "11";
      else
        Qn <= Qp;
      end if;
    when "11" => SEL <= '1'; HAB <= "01";           -- habilita 2
      Qn <= "10";
    when others => SEL <= '0'; HAB <= "11";         -- default
      Qn <= "00";
    end case;
  end process;

  -- Registros para estados
  process (RST, CLK)
  begin
    if RST = '1' then
      Qp <= (others => '0');
    elsif rising_edge(CLK) then
      Qp <= Qn;
    end if;
  end process;

end fsm;

```

Código: cu2.vhd

```

library ieee;
use ieee.std_logic_1164.all;

entity mapa_sprott2 is
  generic( n : integer := 64); -- Tamano de palabra
  port(
    CLK      : in  std_logic;
    RST      : in  std_logic;
    START    : in  std_logic;
    X0       : in  std_logic_vector(n-1 downto 0);
    Y0       : in  std_logic_vector(n-1 downto 0);
    Xn_p     : out std_logic_vector(n-1 downto 0);
    Yn_p     : out std_logic_vector(n-1 downto 0)
  );
end;

```

```

architecture arch of mapa_sprott2 is
    signal xn, yn, xn_retro, yn_retro : std_logic_vector(n-1 downto 0);
    signal sel : std_logic;
    signal hab : std_logic_vector(1 downto 0);
    signal an_1,an_2,an_3,an_4,an_5,an_6,an_7,an_8,an_9,an_10,an_11,an_12 :
std_logic_vector(n-1 downto 0);
    signal m1,m2,m3,m4,m5      : std_logic_vector(n-1 downto 0);
    signal s1,s2,s3,s4,s5,s6 : std_logic_vector(n-1 downto 0);
    signal t2,t3,t4           : std_logic_vector(n-1 downto 0);
    signal t2p,t3p,t4p        : std_logic_vector(n-1 downto 0);
begin
    -- Mux
    mux_x  : entity work.mux      generic map(n => 64) port
map(X0,xn_retro,sel,xn);      -- listo
    mux_y  : entity work.mux      generic map(n => 64) port
map(Y0,yn_retro,sel,yn);      -- listo

    -- ROM
    rom_mod : entity work.rom generic map(n => 64) port
map(an_1,an_2,an_3,an_4,an_5,an_6,an_7,an_8,an_9,an_10,an_11,an_12); -- listo

    --Bloque 1
    mult_m1 : entity work.mult    generic map(n => 64) port map(an_3,xn,m1);
-- listo
    sum_s1  : entity work.sum     generic map(n => 64) port map(m1,an_2,s1);
-- listo
    mult_t2 : entity work.mult    generic map(n => 64) port map(s1,xn,t2);
-- listo

    --Bloque 2
    mult_m2 : entity work.mult    generic map(n => 64) port map(an_6,yn,m2);
-- listo
    sum_s2  : entity work.sum     generic map(n => 64) port map(m2,an_5,s2);
-- listo
    mult_t4 : entity work.mult    generic map(n => 64) port map(s2,yn,t4);
-- listo

    --Bloque 3
    mult_m5 : entity work.mult    generic map(n => 64) port map(xn,yn,m5);
-- listo
    mult_t3  : entity work.mult    generic map(n => 64) port map(an_4,m5,t3);
-- listo
    mult_t3p : entity work.mult    generic map(n => 64) port map(m5,an_10,t3p);
-- listo

    --Bloque 4
    mult_m3 : entity work.mult    generic map(n => 64) port map(an_9,xn,m3);
-- listo
    sum_s3  : entity work.sum     generic map(n => 64) port map(m3,an_8,s3);
-- listo
    mult_t2p : entity work.mult    generic map(n => 64) port map(s3,xn,t2p);
-- listo

    --Bloque 5
    mult_m4 : entity work.mult    generic map(n => 64) port map(an_12,yn,m4);
-- listo
    sum_s4  : entity work.sum     generic map(n => 64) port map(m4,an_11,s4);
-- listo

```

```

    mult_t4p : entity work.mult    generic map(n => 64) port map(s4,yn,t4p);
-- listo

--Bloque 6
    sum_s5    : entity work.sum4a1 generic map(n => 64) port
map(an_1,t2,t3,t4,s5);  -- listo
    ff_xn     : entity work.ff_gen_hab    generic map(n => 64) port
map(RST,CLK,hab,s5,xn_retro);

--Bloque7
    sum_s6    : entity work.sum4a1 generic map(n => 64) port
map(an_7,t2p,t3p,t4p,s6);  -- listo
    ff_yn     : entity work.ff_gen_hab    generic map(n => 64) port
map(RST,CLK,hab,s6,yn_retro);

Xn_p <= xn_retro;
Yn_p <= yn_retro;

-- Control Unit
    cu_mod    : entity work.cu2    port map(RST,CLK,START,hab,sel);

end arch;

```

Código: top.vhd

Analisis de SCM (Single constant multiplication)

$h = 0.01$

